CN1667584A - Motherboard function test board - Google Patents

Motherboard function test board Download PDF

Info

Publication number
CN1667584A
CN1667584A CN 200410026539 CN200410026539A CN1667584A CN 1667584 A CN1667584 A CN 1667584A CN 200410026539 CN200410026539 CN 200410026539 CN 200410026539 A CN200410026539 A CN 200410026539A CN 1667584 A CN1667584 A CN 1667584A
Authority
CN
China
Prior art keywords
test
signal
circuit
cpld
motherboard
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200410026539
Other languages
Chinese (zh)
Other versions
CN100395718C (en
Inventor
潘文俊
张溯舜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hongfujin Precision Industry Shenzhen Co Ltd
Hon Hai Precision Industry Co Ltd
Original Assignee
Hongfujin Precision Industry Shenzhen Co Ltd
Hon Hai Precision Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hongfujin Precision Industry Shenzhen Co Ltd, Hon Hai Precision Industry Co Ltd filed Critical Hongfujin Precision Industry Shenzhen Co Ltd
Priority to CNB2004100265390A priority Critical patent/CN100395718C/en
Publication of CN1667584A publication Critical patent/CN1667584A/en
Application granted granted Critical
Publication of CN100395718C publication Critical patent/CN100395718C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Testing Electric Properties And Detecting Electric Faults (AREA)

Abstract

一种主机板功能测试板,用来对主机板功能进行在线自动全面的测试,包括一VGA和AGP转换电路,通过一触发信号激活初始测试,并且通过一信号自动切换电路实现在AGP和VGA间的自动切换;一Audio测试电路,通过控制一CPLD Out0和一CPLD Out2信号,并分别同被测主机板音源组成测试回路,实现对主机板音源电路的全面测试;一电池测试电路,通过将被测主机板电池与一电池标准值相比较,筛选出电量值低于标准值的不良品;一Front Panel测试电路,可分别对被测试主机板的机壳型号、硬盘显示以及电源显示实行自动监控与检测,其测试结果可直接由显示屏上显示出来。

Figure 200410026539

A motherboard function test board, used for on-line automatic comprehensive testing of motherboard functions, including a VGA and AGP conversion circuit, activated by a trigger signal for initial testing, and realized by a signal automatic switching circuit between AGP and VGA Automatic switching; an Audio test circuit, by controlling a CPLD Out0 and a CPLD Out2 signal, and respectively forming a test circuit with the main board audio source under test, to realize a comprehensive test of the main board audio circuit; a battery test circuit, which will be tested The main board battery is compared with the standard value of a battery, and the defective products with a power value lower than the standard value are screened out; a Front Panel test circuit can automatically monitor the case model, hard disk display and power supply display of the main board under test. And detection, the test results can be displayed directly on the display.

Figure 200410026539

Description

主机板功能测试板Motherboard function test board

【技术领域】【Technical field】

本发明是关于一种主机板功能测试装置,特别是指一种可对被测试主机板的多种功能进行全面测试的主机板功能测试板。The invention relates to a main board function testing device, in particular to a main board function testing board which can comprehensively test various functions of the tested main board.

【技术背景】【technical background】

主机板在组配完成之后,需要经过全面的功能测试来确定其是否为优良品,而主机板测试主要是针对该主机板上的各种错误,例如,开路、短路及非正确接触的零件等状况加以检测,即结合测试机台所产生的错误信号数据,以及待测主机板由计算机辅助设计所产生的布线数据,令检修员迅速由屏幕上找出被测电路板的不良原因所在,从而节省检修不良品的时间。After the main board is assembled, it needs to go through a comprehensive functional test to determine whether it is a good product, and the main board test is mainly for various errors on the main board, such as open circuit, short circuit and incorrect contact parts, etc. The condition is detected, that is, combined with the error signal data generated by the test machine and the wiring data generated by the computer-aided design of the motherboard to be tested, the maintenance personnel can quickly find out the cause of the failure of the circuit board under test on the screen, thereby saving money. Time to overhaul defective products.

现有的主机板功能测试机是将一待测试的主机板插接在一测试板上,然后通过若干连接于测试机上的排线以人工插拔的方式连接到待测试的连接器的插槽及芯片引脚中,将测试信号引导出来,但是,待测试的主机板上通常会有很多元器件,一一插拔此类连接到组件的插槽及芯片引脚的排线需耗费大量人工与时间,且工人在长时间操作过程中,容易出现因疲劳或误操作夹伤手指等状况。Existing motherboard function testing machine is to insert a motherboard to be tested on a test board, and then connect to the slot of the connector to be tested in a manual plugging and unplugging manner through a number of cables connected to the testing machine. and chip pins to guide the test signal out. However, there are usually many components on the motherboard to be tested, and it takes a lot of labor to plug and unplug the slots connected to the components and the wiring of the chip pins one by one. And time, and workers are prone to pinch their fingers due to fatigue or misuse during long-term operation.

后来业界改进了以上的作业模式,该改进方式是利用一探针固定板将待测主机板元器件的测试信号通过若干探针接引接到一转接板上,该转接板电连接于测试治具上,其可对待测试的主机板上的CPU(中央处理器)、硬盘及PCI(Peripheral Component Interface,外围设备接口)插槽等主要组件及接口进行一般性测试,而关于音频测试、电源等组件的测试则无法顾及,而音频及电源等组件的品质不良同样会影响到整个主机板的品质良率,会给用户使用带来一定的困扰,例如,如果电源的电压值低于标准电压值,会影响主板上CMOS值的设置,从而造成预设密码值无法保存等故障。Later, the industry improved the above operation mode. The improvement method is to use a probe fixing board to connect the test signal of the motherboard components to be tested to an adapter board through a number of probes, and the adapter board is electrically connected to the test board. On the fixture, it can perform general tests on main components and interfaces such as the CPU (central processing unit), hard disk, and PCI (Peripheral Component Interface, peripheral device interface) slots on the motherboard to be tested. The testing of other components cannot be considered, and the poor quality of components such as audio and power supply will also affect the quality and yield of the entire motherboard, which will bring certain troubles to users. For example, if the voltage value of the power supply is lower than the standard voltage value, it will affect the setting of the CMOS value on the main board, resulting in faults such as failure to save the preset password value.

【发明内容】【Content of invention】

本发明的目的在于提供一种操作便捷并且可以对待测试的主机板进行较全面测试的主机板功能测试板。The purpose of the present invention is to provide a motherboard function test board which is easy to operate and can carry out comprehensive testing on the motherboard to be tested.

本发明主机板功能测试板包括一VGA(Video Graphic Array,视频图形数组)和AGP(Accelerated Graphics Port,图形加速端口)转换电路、一Audio(音频)测试电路、一电池测试电路、一Serial Port(串行端口)测试回路、一FrontPanel(面板)测试电路、一IDE2(Integrated Drive Electronics,集成电路设备)接口、一PCI,IDE1,SATA(Serial Advanced Technology Attachment,硬盘接口),Floppy(软盘机),USB(Universal Serial Bus通用串行总线)转接口以及一网卡测试回路。其中,该VGA和AGP转换电路通过一触发信号激活初始测试,并且通过一信号自动切换电路实现在AGP和VGA间的自动切换;该Audio测试电路通过控制一CPLD(Complex programmable Logic Device,复杂式可编程逻辑电路)Out0(输出)和一CPLD Out2信号,并分别同被测主机板音源组成测试回路,实现对主机板音源电路的全面测试;该电池测试电路通过将被测主机板电池与一电池标准值相比较,筛选出电量值低于标准值的不良品,确保出品的主机板的电源良率;该Front Panel测试电路分别对被测试主机板的机壳型号、硬盘显示以及电源显示实行自动监控与检测,其测试结果可直接由显示屏上直接显示出来,而无需人工观测控制。Mainboard function test board of the present invention comprises a VGA (Video Graphic Array, video graphics array) and AGP (Accelerated Graphics Port, graphics acceleration port) conversion circuit, an Audio (audio frequency) test circuit, a battery test circuit, a Serial Port ( Serial port) test circuit, a FrontPanel (panel) test circuit, an IDE2 (Integrated Drive Electronics, integrated circuit device) interface, a PCI, IDE1, SATA (Serial Advanced Technology Attachment, hard disk interface), Floppy (floppy disk drive), USB (Universal Serial Bus Universal Serial Bus) transfer interface and a network card test circuit. Wherein, the VGA and AGP conversion circuit activates the initial test by a trigger signal, and realizes automatic switching between AGP and VGA by a signal automatic switching circuit; the Audio test circuit controls a CPLD (Complex programmable Logic Device, complex formula can Programmable logic circuit) Out0 (output) and a CPLD Out2 signal, and respectively form a test circuit with the sound source of the main board under test to realize a comprehensive test of the sound source circuit of the main board; Compared with the standard value, the defective products whose power value is lower than the standard value are screened out to ensure the power supply yield of the motherboard produced; Monitoring and detection, the test results can be directly displayed on the display screen without manual observation and control.

本发明的优点在于对所测试的主机板的功能有一较全面的检测,提升了出品主机板的良率,且该测试功能的实现全部通过电路自动完成,节约了人力,提高了工作效率。The invention has the advantages of comprehensive detection of the functions of the tested mainboard, which improves the yield of the mainboard produced, and the realization of the test function is all automatically completed by the circuit, which saves manpower and improves work efficiency.

【附图说明】【Description of drawings】

下面参照附图结合实施例对本发明作进一步的说明。The present invention will be further described below in conjunction with the embodiments with reference to the accompanying drawings.

图1是本发明主机板功能测试板的测试示意图。Fig. 1 is a test schematic diagram of a motherboard function test board of the present invention.

图2是本发明主机板功能测试板的结构示意图。Fig. 2 is a structural schematic diagram of the main board function test board of the present invention.

图3(A)是本发明主机板功能测试板的测试信号转换模块。Fig. 3 (A) is the test signal conversion module of the motherboard function test board of the present invention.

图3(B)是本发明主机板功能测试板的测试信号转换模块的另一实施例。Fig. 3 (B) is another embodiment of the test signal conversion module of the motherboard function test board of the present invention.

图4是本发明主机板功能测试板的VGA&AGP转换电路图。Fig. 4 is the VGA&AGP conversion circuit diagram of the motherboard function test board of the present invention.

图5是本发明主机板功能测试板的Front Panel测试原理图。Fig. 5 is the Front Panel test schematic diagram of the motherboard function test board of the present invention.

图6是本发明主机板功能测试板的Audio测试电路图。Fig. 6 is an Audio test circuit diagram of the motherboard function test board of the present invention.

图7是本发明主机板功能测试板的电池测试电路图。Fig. 7 is a battery test circuit diagram of the motherboard function test board of the present invention.

【具体实施方式】【Detailed ways】

请参照图1,该主机板功能测试板10通过一探针固定板12对一待测试主机板14进行各种功能的测试。在测试的时候,首先将待测试主机板14放置在该探针固定板12上,通过该探针固定板12上的探针(图未标示)将待测试主机板14上的信号转接到该主机板功能测试板10上,该主机板功能测试板10的另一面连接若干测试治具16,该测试治具16是一些显示测试状态及结果的仪表、显示屏等,可以对由该主机板功能测试板10转接过来的信号进行分析及显示等处理。Referring to FIG. 1 , the motherboard function test board 10 performs various functional tests on a motherboard 14 to be tested through a probe fixing board 12 . When testing, at first main board 14 to be tested is placed on this probe fixed board 12, by the probe (figure not marked) on this probe fixed board 12 the signal on the main board 14 to be tested is transferred to On this motherboard function test board 10, the other side of this motherboard function test board 10 is connected with some test fixtures 16, and this test fixture 16 is the instrument, display screen etc. of some display test states and results, can be controlled by this host computer. The signals transferred from the board function test board 10 are analyzed and displayed.

请继续参照图2,该主机板功能测试板10包括一VGA&AGP转换电路20、一Audio测试电路30、一电池测试电路40、一Serial Port测试回路50、一Front Panel测试电路60、一测试信号转换模块70、一PCI,IDE1,SATA,Floppy,USB转接口80以及一网卡测试回路90。其中,该Serial Port测试回路50、PCI,IDE1,SATA,Floppy,USB转接口80以及网卡测试回路90对主机板的主要接插口等性能进行测试。该IDE2接口72负责将该主机板功能测试板10上所转接的来自待测试主机板的信号输出,并通过该CPLD转换为I/O控制信号724将CPLD转换为I/O控制信号,输出到该VGA&AGP转换电路20、该Audio测试电路30、该电池测试电路40以及该Front Panel测试回路60,作为系统测试信号。Please continue to refer to Fig. 2, this motherboard function test board 10 comprises a VGA&AGP conversion circuit 20, an Audio test circuit 30, a battery test circuit 40, a Serial Port test circuit 50, a Front Panel test circuit 60, a test signal conversion Module 70 , a PCI, IDE1, SATA, Floppy, USB transfer interface 80 and a network card test circuit 90 . Wherein, the Serial Port test circuit 50, PCI, IDE1, SATA, Floppy, USB transfer interface 80 and network card test circuit 90 are used to test the performances of the main sockets of the motherboard. This IDE2 interface 72 is responsible for the signal output from the motherboard to be tested that is transferred on the motherboard function test board 10, and is converted into an I/O control signal 724 by the CPLD to convert the CPLD into an I/O control signal, and outputs To the VGA&AGP conversion circuit 20, the Audio test circuit 30, the battery test circuit 40 and the Front Panel test circuit 60 as system test signals.

请参照图3(A),该测试信号转换模块70将由该主机板功能测试板上转接来的待测试主机板信号转化为测试系统方便处理的I/O控制信号。该测试信号转换模块70包括一控制芯片725,该控制芯片725的一输入端连接至该IDE2接口70上,接收来自该待测试主机板的测试信号,该控制芯片725将该测试信号由CPLD转换为测试测试系统便于兼容及处理的I/O控制信号,同时,该控制芯片725的另一输入端接收一设备信号722,该设备信号722可以监测该控制芯片725输出的信号的状态,确保该控制芯片725输出的I/O控制信号处于正确的状态,从而确保整个测试流程的顺利进行。当然,该模块的信号转换功能也可由其它方式实现,但凡可将被测试信号输出并转换为测试系统易于兼容接受的控制信号的模块均可实现该操作,如图3(B)所示测信号转换模块70’,该测试信号转换模块70’通过该待测试主机板上的打印机接口72’将待测试信号输出的一控制芯片725’,同时,该控制芯片725’的另一输入端也连接一设备信号722’,该设备信号722’是用于监测由该控制芯片725’输出的信号的状态是否准确,从而确保整个测试流程的顺利进行。本发明的下文所述内容仅以图3(A)测试信号转换模块70为实现测试信号转换功能的模块。Please refer to FIG. 3(A), the test signal conversion module 70 converts the motherboard signal to be tested transferred from the motherboard function test board into an I/O control signal that is conveniently processed by the test system. The test signal conversion module 70 includes a control chip 725, an input end of the control chip 725 is connected to the IDE2 interface 70, and receives a test signal from the motherboard to be tested, and the control chip 725 converts the test signal by the CPLD In order to test the I/O control signal that the test system is compatible and processed, at the same time, the other input terminal of the control chip 725 receives a device signal 722, and the device signal 722 can monitor the state of the signal output by the control chip 725 to ensure the The I/O control signal output by the control chip 725 is in a correct state, thereby ensuring the smooth progress of the entire testing process. Of course, the signal conversion function of this module can also be realized in other ways, but any module that can output the signal under test and convert it into a control signal that is easily compatible and acceptable to the test system can achieve this operation, as shown in Figure 3(B). Conversion module 70', the test signal conversion module 70' is a control chip 725' that outputs the signal to be tested through the printer interface 72' on the motherboard to be tested, and at the same time, the other input end of the control chip 725' is also connected to A device signal 722', the device signal 722' is used to monitor whether the state of the signal output by the control chip 725' is correct, so as to ensure the smooth progress of the entire test process. In the following description of the present invention, only the test signal conversion module 70 in FIG. 3(A) is used as the module for realizing the test signal conversion function.

请继续参照图4,该VGA&AGP转换电路20包括一AGP显示100、一触发AGP_RST(Reset复位)信号120、一信号自动切换电路140、一控制电路160、一CPLD Out5控制信号170以及一VGA显示180。该电路是由该AGP_RST信号120决定显示的优先权问题,如果该AGP_RST信号120为高电平时,该AGP显示100激活,如果该AGP_RST信号120为低电平时,该VGA显示180有效。该电路接通后默认该AGP_RST信号120为高电平,即先接通该AGP显示100,如果待测主机板上集成有显卡,则禁止该AGP显示100,该AGP_RST信号120转变为低电平;如果待测主机板上未集成显卡,则先执行对插接AGP显卡的AGP插槽(图未示)进行测试,完成测试之后,该触发AGP_RST信号120变为低电平,该AGP显示100被禁止,同时,经由该测试信号转换模块70转换过的该CPLD Out5控制信号170被输送至该控制电路160中,激活该控制电路160,并将CPLD Out5所携带的测试信息输出至该信号自动切换电路140,激活切换流程,完成由AGP显示到VGA显示的切换,该VGA显示180有效,系统对该VGA显示180进行测试。Please continue to refer to Fig. 4, this VGA&AGP conversion circuit 20 comprises an AGP display 100, a trigger AGP_RST (Reset reset) signal 120, a signal automatic switching circuit 140, a control circuit 160, a CPLD Out5 control signal 170 and a VGA display 180 . In this circuit, the display priority is determined by the AGP_RST signal 120. If the AGP_RST signal 120 is at high level, the AGP display 100 is active, and if the AGP_RST signal 120 is at low level, the VGA display 180 is active. After the circuit is connected, the default AGP_RST signal 120 is a high level, that is, the AGP is first connected to display 100, if a graphics card is integrated on the motherboard to be tested, the AGP is prohibited from displaying 100, and the AGP_RST signal 120 is changed to a low level ; If there is no integrated graphics card on the motherboard to be tested, the AGP slot (not shown) that is inserted into the AGP graphics card is tested first. After the test is completed, the trigger AGP_RST signal 120 becomes low level, and the AGP display 100 is prohibited, meanwhile, the CPLD Out5 control signal 170 converted by the test signal conversion module 70 is delivered to the control circuit 160, the control circuit 160 is activated, and the test information carried by the CPLD Out5 is output to the signal automatically The switching circuit 140 activates the switching process to complete the switching from the AGP display to the VGA display. The VGA display 180 is valid, and the system tests the VGA display 180 .

请共同参照图5,该Front Panel测试电路可完成对Chassis ID(机箱种类)、HDD LED(硬盘显示)以及Power LED(电源显示)的测试。该电路是由一FrontPanel设备600分别连接到一Chassis ID 610、一HDD LCD 620以及一PowerLED 640上,该Chassis ID610负责采集被测主机板的型号,然后输出至一控制电路611,该控制电路611通过一低电平有效的写I/O控制口613来激活,该写I/O控制口613的端口输入信息来自该测试信号转换模块70,其输出端与一读主机板寄存器615相连接,通过读取预先存储于该读主机板寄存器615中的主机板型号参数及与之匹配的机箱型号,在显示屏上显示出与该被测主机板匹配的机箱类型。该HDD LED 620是由一IDE1 HDD LED控制信号623控制激活,系统通过该测试信号转换模块70对该低电平有效的写I/O控制口621信号给定一输入值后,输送至该IDE1 HDD LED控制信号623。该IDE1HDD LED控制信号623接收该写I/O控制口621信号后,激活HDD LED信号620显示,接着由HDD LED信号620输出到一控制电路625中,经由该控制电路625测试比对处理后,又传送至一电平侦测电路627,该电平侦测电路627为低电平有效,即如果测试结果为低电平时,则表明该HDD LED 620显示正常,如果测试结果为高电平时,则表明该HDD LED 620显示异常,存在故障,需要进一步检测排除该故障。该Power LED 640通过一写主机板寄存器641来触发激活。当检测执行到该步骤时,系统通过该测试信号测试模块70给出该写主机板寄存器641测试输入信号,该输入信号传送至PowerLED 640后,经过控制比较电路643处理后,将比较结果输送至电平侦测电路645中,该电平侦测电路645也是低电平有效。Please refer to Figure 5, the Front Panel test circuit can complete the test of Chassis ID (chassis type), HDD LED (hard disk display) and Power LED (power supply display). This circuit is connected to a Chassis ID 610, a HDD LCD 620 and a PowerLED 640 respectively by a FrontPanel device 600, and the Chassis ID 610 is responsible for collecting the model of the main board under test, and then outputs it to a control circuit 611, the control circuit 611 Activated by an active-low write I/O control port 613, the port input information of the write I/O control port 613 comes from the test signal conversion module 70, and its output terminal is connected with a read motherboard register 615, By reading the motherboard model parameters pre-stored in the read motherboard register 615 and the matching chassis model, the chassis type matching the tested motherboard is displayed on the display screen. The HDD LED 620 is controlled and activated by an IDE1 HDD LED control signal 623, and the system sends an input value to the low-level effective write I/O control port 621 signal through the test signal conversion module 70, and then sends it to the IDE1 HDD LED control signal 623. After the IDE1HDD LED control signal 623 receives the write I/O control port 621 signal, the HDD LED signal 620 is activated for display, and then the HDD LED signal 620 is output to a control circuit 625. After the control circuit 625 is tested and compared, Send to a level detection circuit 627 again, this level detection circuit 627 is low level effective, promptly if when the test result is low level, then show that this HDD LED 620 shows normally, if when the test result is high level, Then it shows that the HDD LED 620 displays abnormally and there is a fault, and further detection is required to get rid of the fault. The Power LED 640 is activated by a write to a host board register 641. When detection is carried out to this step, the system provides the test input signal for writing the motherboard register 641 by the test signal test module 70, after the input signal is sent to the PowerLED 640, after being processed by the control comparison circuit 643, the comparison result is sent to In the level detection circuit 645, the level detection circuit 645 is also active low.

请参照图6,该Audio测试电路的输入端包括一CPLD Out0信号300、一CPLD Out1信号330以及一被测主机板音源320,该CPLD Out0信号300及该CPLD Out1信号330均来自于该测试信号转换模块70。当CPLD Out0信号300为低电平时,其可以与被测主机板音源320构成一Line Out(输入)/HP(Headphone耳机)-Line In(输出)回路340,对被测试主机板音源320进行耳机音频输入/输出品质方面的测试;当CPLD Out0信号300为高电平时,其可与被测主机板音源320构成一MIC(Microphone扩音器)-Line In回路350,对扩音器输入品质进行检验。无论该CPLD Out0信号300为低电平或是高电平,只要该CPLD Out2信号330处于低电平时,系统将会优先处理该CPLDOut2信号330。当该CPLD Out2信号330为低电平时,其将与该被测主机板音频320构成一CD(Compact Disk光盘)_In-Speaker回路360。当系统开始测试时,该CPLD Out2信号330初始状态为高电平,系统首先将该CPLD Out0信号300设置为低电平,使其与该被测主机板音源320构成Line Out/HP-LineIn回路340,然后系统采集进行测试所需的各项参数,由该Line Out/HP-LineIn回路340输出到一测试回路380进行功能测试。然后,系统将该CPLD Out0信号300的设置更改为高电平,使其与该被测主机板音源320构成该MIC-LineIn回路350,随后系统也将采集进行测试所需的各项参数,由该MIC-Line In回路350输出到该测试回路380进行功能测试。对CPLD Out0信号300处理完之后,系统将该CPLD Out2信号330的电平由高转变为低,屏蔽该CPLDOut0信号300,从而使其与该被测试主机板音源320构成该CD_In-Speaker回路360,其输出端也连接到该测试回路380进行功能测试。Please refer to Fig. 6, the input end of this Audio test circuit comprises a CPLD Out0 signal 300, a CPLD Out1 signal 330 and a main board sound source 320 under test, and this CPLD Out0 signal 300 and this CPLD Out1 signal 330 all come from this test signal Conversion module 70. When the CPLD Out0 signal 300 is low level, it can form a Line Out (input)/HP (Headphone earphone)-Line In (output) circuit 340 with the main board sound source 320 under test, and perform earphone operation on the main board sound source 320 under test. The test of audio frequency input/output quality aspect; When CPLD Out0 signal 300 is high level, it can form a MIC (Microphone loudspeaker)-Line In circuit 350 with tested motherboard sound source 320, carry out the loudspeaker input quality test. No matter the CPLD Out0 signal 300 is low level or high level, as long as the CPLD Out2 signal 330 is at low level, the system will process the CPLDOut2 signal 330 preferentially. When the CPLD Out2 signal 330 is low level, it will form a CD (Compact Disk)_In-Speaker loop 360 with the mainboard audio 320 under test. When the system starts to test, the initial state of the CPLD Out2 signal 330 is a high level, and the system first sets the CPLD Out0 signal 300 to a low level, so that it forms a Line Out/HP-LineIn loop with the measured motherboard sound source 320 340, then the system collects various parameters required for testing, and is output to a test loop 380 by the Line Out/HP-LineIn loop 340 for functional testing. Then, the system changes the setting of the CPLD Out0 signal 300 to a high level, so that it forms the MIC-LineIn loop 350 with the mainboard sound source 320 under test, and then the system will also collect various parameters required for testing, by The MIC-Line In circuit 350 is output to the test circuit 380 for functional testing. After the CPLD Out0 signal 300 has been processed, the system changes the level of the CPLD Out2 signal 330 from high to low, and shields the CPLDOut0 signal 300, so that it forms the CD_In-Speaker loop 360 with the mainboard sound source 320 under test, Its output is also connected to the test loop 380 for functional testing.

请参照图7,该电池测试电路根据将被测主机板电池与系统预设标准值进行比对,筛选出电压值低于标准值的不良品,达到测试的目的。该电池测试电路主要包括一电池标准值控制电路400、一被测主机板电池410、一CPLDOutput1(输出)控制信号430、一控制电路450、一标准值与真实值比较电路470以及一CPLD Input(输入)侦测电路490,测试时,该被测主机板电池410的输出端连接于该控制电路450,该CPLD Output1控制信号430来自于该测试信号转换模块70,其作为该控制电路450的激活信号在低电平的状态才有效,该控制电路450激活之后将采集的该被测主机板电池410的量值输送至该标准值与真实值比较电路470,同时,该标准值与真实值比较电路470也将从该电池标准值控制电路400处接收标准电压值,然后将标准值与真实值比较后输送至该CPLD Input侦测电路490中,如果该比较值为低电平,该CPLDInput侦测电路490的表示结果将会显示为“Pass”(通过),如果该比较值为高电平,该CPLD Input侦测电路490的表示结果将会显示为“Fail”(未通过)。Please refer to FIG. 7 , the battery test circuit compares the tested motherboard battery with the system preset standard value, and screens out defective products whose voltage value is lower than the standard value, so as to achieve the purpose of testing. The battery test circuit mainly includes a battery standard value control circuit 400, a mainboard battery 410 to be tested, a CPLDOutput1 (output) control signal 430, a control circuit 450, a standard value and true value comparison circuit 470 and a CPLD Input ( Input) detection circuit 490, during testing, the output terminal of the mainboard battery 410 under test is connected to the control circuit 450, and the CPLD Output1 control signal 430 comes from the test signal conversion module 70, which serves as the activation of the control circuit 450 The signal is only valid in the state of low level. After the control circuit 450 is activated, the measured value of the motherboard battery 410 will be collected and sent to the standard value and real value comparison circuit 470. At the same time, the standard value is compared with the real value The circuit 470 will also receive the standard voltage value from the battery standard value control circuit 400, then compare the standard value with the real value and send it to the CPLD Input detection circuit 490, if the comparison value is low, the CPLD Input detection The expression result of the detection circuit 490 will be displayed as "Pass" (through), if the comparison value is high level, the expression result of the CPLD Input detection circuit 490 will be displayed as "Fail" (not passed).

Claims (8)

1.一种主机板功能测试板,包括一测试信号转换模块和一Audio测试电路,其特征在于:所述测试信号转换模块将待测试主机板的信号转换成控制信号,包括一CPLD Out0信号和一CPLD Out2信号,所述Audio测试电路通过控制该CPLD Out0信号和该CPLD Out2信号的电平状态,分别同被测主机板音源组成一Line Out/HP-Line In回路、一MIC-Line In回路及一CD_In-Speaker回路,实现对主机板音源电路的全面测试。1. a mainboard functional test board, comprising a test signal conversion module and an Audio test circuit, is characterized in that: the test signal conversion module converts the signal of the mainboard to be tested into a control signal, including a CPLD Out0 signal and A CPLD Out2 signal, the Audio test circuit forms a Line Out/HP-Line In circuit and a MIC-Line In circuit respectively with the mainboard audio source under test by controlling the level status of the CPLD Out0 signal and the CPLD Out2 signal And a CD_In-Speaker loop, to achieve a comprehensive test of the motherboard audio circuit. 2.如权利要求1所述的主机板功能测试板,其特征在于:所述测试信号转换模块包括一测试信号输出端口、一控制芯片、一设备信号及一I/O控制信号。2. The motherboard function test board according to claim 1, wherein the test signal conversion module comprises a test signal output port, a control chip, a device signal and an I/O control signal. 3.如权利要求1所述的主机板功能测试板,其特征在于:所述测试信号输出端口用来输出待测试主机板的测试信号,并将其输出到所述控制芯片。3. The motherboard function test board according to claim 1, wherein the test signal output port is used to output the test signal of the motherboard to be tested, and output it to the control chip. 4.如权利要求1所述的主机板功能测试板,其特征在于:所述设备信号用来监测由所述控制芯片输出的I/O控制信号是否处于正确的状态。4. The motherboard function test board according to claim 1, wherein the device signal is used to monitor whether the I/O control signal output by the control chip is in a correct state. 5.如权利要求1所述的主机板功能测试板,其特征在于:所述Audio测试电路中所述CPLD Out2信号的作动优先权高于所述CPLD Out0信号,并且所述CPLD Out2信号在低电平状态下有效,高电平状态下被禁止。5. The motherboard function test board as claimed in claim 1, wherein: the actuation priority of the CPLD Out2 signal in the Audio test circuit is higher than the CPLD Out0 signal, and the CPLD Out2 signal is in the Active at low level, disabled at high level. 6.如权利要求1所述的主机板功能测试板,其特征在于:所述CPLD Out0信号为低电平时,与被测主机板音源组成所述Line Out/HP-Line In回路。6. The main board function test board as claimed in claim 1, characterized in that: when the CPLD Out0 signal is low level, it forms the Line Out/HP-Line In loop with the main board audio source under test. 7.如权利要求1所述的主机板功能测试板,其特征在于:所述CPLD Out0信号为高电平时,与被测主机板音源组成所述MIC-Line In回路。7. The main board function test board as claimed in claim 1, characterized in that: when the CPLD Out0 signal is a high level, it forms the MIC-Line In loop with the tested main board audio source. 8.如权利要求1所述的主机板功能测试板,其特征在于:所述CPLD Out2信号为低电平时,与被测主机板音源组成所述CD_In-Speaker回路。8. main board function test board as claimed in claim 1, is characterized in that: when described CPLD Out2 signal is low level, forms described CD_In-Speaker loop with tested main board audio source.
CNB2004100265390A 2004-03-13 2004-03-13 Motherboard function test board Expired - Fee Related CN100395718C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2004100265390A CN100395718C (en) 2004-03-13 2004-03-13 Motherboard function test board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2004100265390A CN100395718C (en) 2004-03-13 2004-03-13 Motherboard function test board

Publications (2)

Publication Number Publication Date
CN1667584A true CN1667584A (en) 2005-09-14
CN100395718C CN100395718C (en) 2008-06-18

Family

ID=35038693

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100265390A Expired - Fee Related CN100395718C (en) 2004-03-13 2004-03-13 Motherboard function test board

Country Status (1)

Country Link
CN (1) CN100395718C (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103019896A (en) * 2011-09-21 2013-04-03 鸿富锦精密工业(深圳)有限公司 Test card
CN103019896B (en) * 2011-09-21 2016-11-30 重庆界威模具股份有限公司 Test card

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE29920933U1 (en) * 1999-11-29 2000-01-13 Leu, Sophie, Taipeh/T'ai-pei Diagnostic device for a computer system
KR100394347B1 (en) * 2000-04-19 2003-08-09 삼성전자주식회사 Interface board and method for testing semiconductor integrated circuit devices by using the interface board
CN1189757C (en) * 2001-01-15 2005-02-16 华硕电脑股份有限公司 Motherboard automatic test equipment
CN2510902Y (en) * 2001-06-04 2002-09-11 刘宗明 Computer main board failure diagnosis card
JP3790175B2 (en) * 2002-03-01 2006-06-28 株式会社アドバンテスト Device with substrate abnormality detection circuit
TW559672B (en) * 2002-07-24 2003-11-01 Via Tech Inc Testing method of chip configuration setup
CN2560989Y (en) * 2002-08-14 2003-07-16 技嘉科技股份有限公司 Motherboard Test Fixture

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103019896A (en) * 2011-09-21 2013-04-03 鸿富锦精密工业(深圳)有限公司 Test card
CN103019896B (en) * 2011-09-21 2016-11-30 重庆界威模具股份有限公司 Test card

Also Published As

Publication number Publication date
CN100395718C (en) 2008-06-18

Similar Documents

Publication Publication Date Title
CN100377102C (en) Motherboard function test board
US20090307384A1 (en) Usb port testing apparatus and method
CN101996121A (en) Universal serial bus (USB) port testing device and testing method
WO2010001468A1 (en) Test equipment, program, and recording medium
CN102467431A (en) SATA interface testing device and method
TW457475B (en) Status detecting method for hard disk drivers
CN108828426A (en) Automate hardware testing system
CN2842445Y (en) Power supply parameter testing system
CN100517255C (en) Serial high-level hard disk architecture interface function test device for motherboard
CN100530129C (en) Motherboard function test board
CN1797357A (en) Circuit board for testing function of main board
CN1667582A (en) Motherboard function test board
CN112596983A (en) A monitoring method for a connector in a server
CN101661419A (en) Multi-test port test machine and test method thereof
CN100395718C (en) Motherboard function test board
CN1667581A (en) Motherboard function test board
CN100523856C (en) Simulation jig of electronic component and power supply abnormality detection method
TWI773140B (en) Graphical user interface for traffic capture and debugging tool
KR20070012597A (en) System board inspection device and method
CN209803254U (en) Touch screen aging test system
CN115129532B (en) Storage test equipment and hot-swap test device thereof
TWI320851B (en) A testing device of a mother board
CN220357583U (en) Signal test devices and electronic equipment for electronic equipment
CN213658949U (en) An automatic tester for the keyboard interface of a notebook computer motherboard
CN201096807Y (en) Adapter

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080618