CN1547324A - Programmable logic unit structure - Google Patents
Programmable logic unit structure Download PDFInfo
- Publication number
- CN1547324A CN1547324A CNA2003101094506A CN200310109450A CN1547324A CN 1547324 A CN1547324 A CN 1547324A CN A2003101094506 A CNA2003101094506 A CN A2003101094506A CN 200310109450 A CN200310109450 A CN 200310109450A CN 1547324 A CN1547324 A CN 1547324A
- Authority
- CN
- China
- Prior art keywords
- lut
- programmable logic
- programmable
- logic cells
- carry
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Logic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention is a new programmable logic structure unit (LC). It is based on an one column full adder in function; there introduces the special carry chain in the parallel and the vertical directions in order to accord the flexible carry needed by the data channel, it can be confected into different working mode, and realizes the compound logic and the sequence logic. The structure unit can be in forming the FPGA chip, and it also can be used for forming the programmable system on chip or programmable IP kernel. The invention has a high using rate to the hardware and the excellent circuit speed performance.
Description
Technical field
The invention belongs to the design of electronic circuits technical field, be specifically related to a kind of programmable logic cells structure, this structure is suitable for data path to be used, and can be used in the design of FPGA and programmable I P nuclear.
Background technology
FPGA (Field Programmable Gate Array, field programmable gate array) is a kind of programmable logic device that is widely used, and can write in device by the user " programming data ", realizes the logical circuit of difference in functionality.The field-programmable characteristic of FPGA can reduce the development cost of electronic system, shortens Time To Market, reduces the system maintenance upgrade cost.FPGA both can be used as the design verification of electronic system exploitation, also can be used for the finished product production of electronic product, had widely to use in various military, civilian electronic products.SOC (system on a chip) (SOC) is that an electronic system is integrated in technology on the chip piece.The same with common electronic system, in SOC (system on a chip), also can widely apply programmable module with variable logic function.Therefore to design programmable I P nuclear, be used for system design for the SOC designer.There is very big similitude the core of the core of FPGA and programmable I P nuclear, and their structure (comprising programmable logic cells structure and programmable interconnect structure) can adopt same design, in the present invention they is referred to as FPGA.
Such as fields such as sound/image processing, digital communication, controls in real time, need computings such as a large amount of additions, multiplication, FFT, dct transform.At present, these computings often adopt DSP, FPGA or ASIC (application-specific integrated circuit (ASIC)) chip to realize.In the occasion that real-time is had relatively high expectations, often adopt FPGA or ASIC just can reach required computational speed.Because it is more approaching that FPGA compares on speed with ASIC, and on development rate, development cost and application flexibility, want much superior.Therefore, FPGA has the good ratio of performance to price in the application of data path, just adopted widely.Programmable logic cells (Programmable Logic Cell abbreviates LC in the present invention as) is the core function unit of FPGA.FPGA mainly is made up of the programmable logic cells of array, and by to the configuration of the difference of programmable logic cells with is connected, programming becomes the different required functions of circuit realization designer.With commercial field numerous different programmable logic cells structures have been proposed in research, the structural design of main flow mainly is divided into two big classes: based on LUT (question blank, structure Look-Up-Table) and based on the structure of elementary gate (mainly being based on MUX).Based on the LC flexible function of the structure of LUT, but the big speed of hardware area is slower.Based on the more weak underaction of LC function of MUX (MUX), but hardware area is less, and circuit speed is very fast.Designing one obtains the programmable logic cells structure of optimization, balance and has important effect for the logic function of FPGA, circuit performance, hardware utilization ratio etc. on function, area, speed.In the face of such as different specific application area such as data paths, the LC structure need be optimized targetedly, therefore still to there be new structure to make improvements and improves.
Summary of the invention
The objective of the invention is to design a kind of programmable logic structure unit (LC) of optimizing balance that reaches at aspects such as hardware area, circuit speed, operational functions, so that can be applied to FDGA chip and programmable system on chip etc. better.
The LC structure that the present invention proposes is a target with the full adder of realizing a bit optimization on function, and this target is based on that " full adder is basic arithmetic element " this principle proposes.A LC is suitable for the basic element circuit of data path except realizing a quick full adder FA (Full Adder), a multiplication unit MU (Multiplication Unit) etc. efficiently, can also realize the function of the single output of any three inputs, part four input single output functions and d type flip flop (D Flip-Flop).The structure of LC is simplified, and chip occupying area is little, is the logical unit structure of a kind of fine granularity (Fine Granularity).Therefore the LC structure of the present invention's proposition adopts the mixed form based on a question blank (1-LUT) and MUX (MUX), and wherein, 1-LUT is as basic function generator.4 1-LUT (1-LUT (1)-LUT (4)) and MUX1-MUX3 combination realize single output of any three inputs and part four input single output functions; Add MUX4, MUX5 on this basis, realize 1 full adder; Increase NAND gate NAND2 again and realize 1 multiplier; 1-LUT (1)-LUT (4), MUX1-MUX3, NAND1-NAND3 and NOR1 combination realize d type flip flop.This circuit structure can obtain good performance and hardware utilization ratio.
In addition,, also adopt the structure of special-purpose high-speed carry chain among the LC that the present invention proposes, when realizing multidigit addition/multiplication, adopt special-purpose high-speed carry chain to accelerate the carry of addition/multiplication in calculating at the circuit application of data computation.Specifically can be divided into the special-purpose high-speed carry chain on level and the vertical both direction,, provide good array structure multidigit computing capability to support the array counting circuit of different structure flexibly.
This structure (being abbreviated as LC) is a kind of programmable logic cells new construction of autonomous Design, optimizes at the data path application.LC on function based on a full adder; All added special-purpose carry chain in the horizontal and vertical directions to satisfy the required flexible carry of data path; Can be configured to different mode of operations, realize combinational logic and sequential logic respectively.Structure can be used to constitute fpga chip, also can be used for constituting the programmable I P core of programmable system on chip or SOC (system on a chip).Has the high and good advantage of circuit speed performance of hardware utilization ratio.
Description of drawings
Fig. 1 is the internal structure of programmable logic cells (LC)
Model of element when Fig. 2 is the combinational logic pattern for the LC programming
Model of element when Fig. 3 is the sequential logic pattern for the LC programming
Embodiment
Further describe the present invention below by embodiment and accompanying drawing.
The LC of the present invention's design is suitable for the basic element circuit of data path except realizing quick full adder FA, a multiplication unit MU etc., can also realize the single output of any three inputs, part four input single output function and d type flip flop functions:
As shown in Figure 1,4 1-LUT and MUX1-MUX3 combination, realize single output of any three inputs or part four input single output functions, 4 1-LUT, 3 MUX (MUX1-MUX3), NAND gate (NAND1-NAND3) and or a door NOR1 combining structure realize trigger, can obtain superperformance and very high hardware utilance.
In addition, as shown in Figure 1, MUX4 forms vertical carry chain, obtains carry fast by the vertical carry input of CVi input and the calculating intermediate structure of 1-LUT2 and MUX1 output, from the LC output of the vertical carry delivery outlet of CVo next bit to carry chain; MUX5 forms horizontal carry chain, calculating intermediate structure by the horizontal carry input of CHi input and 1-LUT 2 and MUX1 output obtains carry fast, exports the high-speed carry that is used to provide arithmetical operation specially from the LC of the horizontal carry delivery outlet of CHo next bit to carry chain.Because the direction ratio of carry was more single during data path calculated, therefore carry chain all only provides the carry propagation function of a direction (in the structure for example shown in Figure 1 on vertical and horizontal direction, horizontal direction only provides the transmission of carry from right to left, vertical direction only provides the transmission of carry from bottom to top), this design had both been satisfied in the circuit the requirement of carry function, made carry simple in structure efficient again.
LC structure of the present invention can be configured to different mode of operations, realizes combinational logic and sequential logic respectively.Adopt 4 groups of metal-oxide-semiconductors to realize the function conversion of combinational logic and sequential logic.This LC has two kinds of mode of operations, and when program bit P=" 1 ", 4 metal-oxide-semiconductor switch conductions of SW1 can be realized combinational logic.Otherwise 4 metal-oxide-semiconductor switch conductions of SW2, LC is programmed the realization sequential logic.Module frame chart under the combinational logic pattern is based on the structure of a full adder as shown in Figure 2, that is, its structure has taken into full account and realized quick, as to optimize full adder needs.All added special-purpose carry line in the horizontal and vertical directions, to satisfy the required flexible carry of data path.Under this pattern, also can satisfy the needs of single output combinational logic of realizing any 3 inputs and part 4 inputs, and can obtain good performance.Module frame chart under the sequential logic pattern as shown in Figure 3, LC is programmed to a sequential logic device, can realize the most widely used master-slave mode d type flip flop in the sequence circuit.The Din end is data input pin; The SET end is the set end; B0 and B1 are respectively input end of clock Clock0 and Clock1, these two inputs be with relation.Therefore, can enable control to the clock signal of input.When LC under time series pattern and interconnection resources and other LC combine, can realize more complicated sequence circuit.
Claims (4)
1, a kind of programmable logic cells structure that is suitable for the data path application, it is characterized in that: adopt mixed form based on a question blank (1-LUT) and MUX (MUX), wherein, 1-LUT is as the basic function generator, 4 1-LUT and MUX1-MUX3 combination realize that single output of any 3 inputs and part 4 import single output combinational logic function; Add MUX4, MUX5 on this basis, realize 1 full adder; Increase NAND gate NAND2 again and realize 1 adder; 1-LUT (1)-1-LUT (4), MUX1-MUX3, NAND1-NAND3 and NOR1 combination realize trigger.
2, programmable logic cells structure according to claim 1 is characterized in that also adopting special-purpose high-speed carry chain structure, so that accelerate carry when multidigit addition/multiplying.
3, programmable logic cells structure according to claim 2 is characterized in that the high-speed carry chain is divided into the high-speed carry chain of level and vertical both direction, with the array counting circuit of flexible support different structure.
4, programmable logic cells structure according to claim 1 is characterized in that adopting 4 groups of metal-oxide-semiconductors to realize the conversion of combinational logic and two kinds of mode of operations of sequential logic.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200310109450 CN1271787C (en) | 2003-12-16 | 2003-12-16 | Programmable logic unit structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200310109450 CN1271787C (en) | 2003-12-16 | 2003-12-16 | Programmable logic unit structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1547324A true CN1547324A (en) | 2004-11-17 |
| CN1271787C CN1271787C (en) | 2006-08-23 |
Family
ID=34335204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200310109450 Expired - Fee Related CN1271787C (en) | 2003-12-16 | 2003-12-16 | Programmable logic unit structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1271787C (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101714978A (en) * | 2008-09-30 | 2010-05-26 | 阿瓦亚公司 | SIP signaling without constant re-authentication |
| CN101888240A (en) * | 2009-05-11 | 2010-11-17 | 复旦大学 | General interconnection box structure of field programmable logic array and modeling method |
| CN105573178A (en) * | 2014-10-08 | 2016-05-11 | 中国科学院电子学研究所 | Adaptive lookup table module with internal feedback |
| CN105610427A (en) * | 2015-12-24 | 2016-05-25 | 中国科学院电子学研究所 | Programmable logic element based on NAND-OR structure |
| CN105610428A (en) * | 2015-12-24 | 2016-05-25 | 中国科学院电子学研究所 | Configurable logic element based on NANDOR structure |
| CN105610429A (en) * | 2015-12-24 | 2016-05-25 | 中国科学院电子学研究所 | Configurable logic element based on NAND OR structure |
| WO2016090596A1 (en) * | 2014-12-11 | 2016-06-16 | 京微雅格（北京）科技有限公司 | Skippable one-bit full adder and fpga device |
| CN105874713A (en) * | 2014-12-11 | 2016-08-17 | 京微雅格（北京）科技有限公司 | Expandable and configurable logic element and fpga devic |
| CN107885485A (en) * | 2017-11-08 | 2018-04-06 | 无锡中微亿芯有限公司 | A kind of programmable logic unit structure that quick additions are realized based on carry look ahead |
-
2003
- 2003-12-16 CN CN 200310109450 patent/CN1271787C/en not_active Expired - Fee Related
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101714978A (en) * | 2008-09-30 | 2010-05-26 | 阿瓦亚公司 | SIP signaling without constant re-authentication |
| CN101888240A (en) * | 2009-05-11 | 2010-11-17 | 复旦大学 | General interconnection box structure of field programmable logic array and modeling method |
| CN101888240B (en) * | 2009-05-11 | 2012-10-24 | 复旦大学 | General interconnection box structure of field programmable logic array and modeling method |
| CN105573178A (en) * | 2014-10-08 | 2016-05-11 | 中国科学院电子学研究所 | Adaptive lookup table module with internal feedback |
| CN105573178B (en) * | 2014-10-08 | 2018-12-18 | 中国科学院电子学研究所 | Adaptive look-up table means with internal feedback |
| CN105874713A (en) * | 2014-12-11 | 2016-08-17 | 京微雅格（北京）科技有限公司 | Expandable and configurable logic element and fpga devic |
| CN105874713B (en) * | 2014-12-11 | 2019-03-08 | 京微雅格（北京）科技有限公司 | A kind of expansible configurable logic element and FPGA device |
| WO2016090596A1 (en) * | 2014-12-11 | 2016-06-16 | 京微雅格（北京）科技有限公司 | Skippable one-bit full adder and fpga device |
| CN105610427A (en) * | 2015-12-24 | 2016-05-25 | 中国科学院电子学研究所 | Programmable logic element based on NAND-OR structure |
| CN105610428B (en) * | 2015-12-24 | 2018-09-11 | 中国科学院电子学研究所 | A kind of programmable logic cells based on and-or inverter structure |
| CN105610429B (en) * | 2015-12-24 | 2018-09-11 | 中国科学院电子学研究所 | A kind of programmable logic cells based on and-or inverter structure |
| CN105610427B (en) * | 2015-12-24 | 2018-09-11 | 中国科学院电子学研究所 | A kind of programmable logic cells based on and-or inverter structure |
| CN105610429A (en) * | 2015-12-24 | 2016-05-25 | 中国科学院电子学研究所 | Configurable logic element based on NAND OR structure |
| CN105610428A (en) * | 2015-12-24 | 2016-05-25 | 中国科学院电子学研究所 | Configurable logic element based on NANDOR structure |
| CN107885485A (en) * | 2017-11-08 | 2018-04-06 | 无锡中微亿芯有限公司 | A kind of programmable logic unit structure that quick additions are realized based on carry look ahead |
| CN107885485B (en) * | 2017-11-08 | 2021-07-06 | 无锡中微亿芯有限公司 | Programmable logic unit structure for realizing rapid addition based on carry look ahead |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1271787C (en) | 2006-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109828744B (en) | Configurable floating point vector multiplication IP core based on FPGA | |
| CN101449334B (en) | Multi-port memory device having variable port speeds | |
| Vaishnav et al. | PCUBE: A performance driven placement algorithm for low power designs | |
| CN102799563B (en) | A kind of reconfigureable computing array and construction method | |
| CN1271787C (en) | Programmable logic unit structure | |
| Farahini et al. | 39.9 GOPs/watt multi-mode CGRA accelerator for a multi-standard basestation | |
| CN111258538A (en) | FPGA-based high-performance adder structure with large bit width | |
| CN111047034B (en) | On-site programmable neural network array based on multiplier-adder unit | |
| CN103761072A (en) | Coarse granularity reconfigurable hierarchical array register file structure | |
| CN104035896B (en) | Off-chip accelerator applicable to fusion memory of 2.5D (2.5 dimensional) multi-core system | |
| CN107092462B (en) | 64-bit asynchronous multiplier based on FPGA | |
| Boutros et al. | RAD-Sim: Rapid architecture exploration for novel reconfigurable acceleration devices | |
| CN1556467A (en) | Digital signal processor using mixed compression two stage flow multiplicaton addition unit | |
| CN1547249A (en) | Programmable logic device structure | |
| Tan et al. | The design of an asynchronous VHDL synthesizer | |
| CN203706196U (en) | Coarse-granularity reconfigurable and layered array register file structure | |
| Boutros et al. | A Whole New World: How to Architect Beyond-FPGA Reconfigurable Acceleration Devices? | |
| CN109766293A (en) | Connect the circuit and System on Chip/SoC of FPGA and artificial intelligence module on chip | |
| CN1288743C (en) | Hierarchy type programmable interconnecting line structure | |
| Isshiki | High-Performance Bit-Serial Datapath Implementation for Large-Scale Configurable Systems | |
| CN104679216B (en) | A kind of data path means and its control method | |
| CN108399281B (en) | Dual buffer data driven adjacent interconnect interface circuit | |
| CN202221974U (en) | Stepping motor controller based on CPLD | |
| CN209433219U (en) | A kind of invertible finite state machine based on integrated counter and decoder | |
| Parandeh Afshar | Closing the gap between FPGA and ASIC: Balancing flexibility and efficiency |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060823 Termination date: 20141216 |
|
| EXPY | Termination of patent right or utility model |