CN105610427A - Programmable logic element based on NAND-OR structure - Google Patents

Programmable logic element based on NAND-OR structure Download PDF

Info

Publication number
CN105610427A
CN105610427A CN201510988404.0A CN201510988404A CN105610427A CN 105610427 A CN105610427 A CN 105610427A CN 201510988404 A CN201510988404 A CN 201510988404A CN 105610427 A CN105610427 A CN 105610427A
Authority
CN
China
Prior art keywords
pfet
pipe
nfet
grid
input data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510988404.0A
Other languages
Chinese (zh)
Other versions
CN105610427B (en
Inventor
黄志洪
韦援丰
杨立群
李威
魏星
江政泓
林郁
杨海钢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Electronics of CAS
Original Assignee
Institute of Electronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Electronics of CAS filed Critical Institute of Electronics of CAS
Priority to CN201510988404.0A priority Critical patent/CN105610427B/en
Publication of CN105610427A publication Critical patent/CN105610427A/en
Application granted granted Critical
Publication of CN105610427B publication Critical patent/CN105610427B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Semiconductor Memories (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)

Abstract

The invention discloses a programmable logic element based on a NAND-OR structure. The programmable logic element comprises a NAND-OR basic element; the NAND-OR basic element realizes NAND or NOR functions of first input data and second input data under the control of an output control signal of an SRAM storage element, wherein the NAND-OR basic element comprises a pull-up network pFET logic circuit block and a pull-down network nFET logic circuit block; the pull-up network pFET logic circuit block comprises at least one first to at least one fifth pFET transistors; and the pull-down network nFET logic circuit block comprises at least one first to at least one fifth nFET transistors. According to the invention, programmable NAND-OR is used as a basic AIC element; compared with a AND-inverter cone structure, the NAND-OR structure has the advantages that the series of circuits for a signal to pass through is low; the area is relatively small; the speed is relatively rapid; and the delay difference is relatively low when different functions are realized by adjusting sub-parameters of the transistors.

Description

A kind of programmable logic cells based on AOI structure
Technical field
The invention belongs to computer programmable logic technology field, relate in particular to a kind of based on AOI(NANDOR) programmable logic cells of structure.
Background technology
PLD is developed so far, and has become the requisite medium of realizing of digital circuit. CanProgramming device flexibly programmability makes its configurable different logic functions, satisfied different use of realizingThe functional requirement at family. Along with the progress of manufacturing process, the performance of PLD constantly promotes.In addition, PLD also has shorter time of product development. Above-mentioned advantage makes able to programmeLogical device is widely used in different application field.
PLD mainly by programmed logical module (ConfigurableLogicBlock,CLB) with programmable interconnect module composition. CLB realizes the sub-logic function in application circuit, and canProgramming interconnecting modules connects to form complete application circuit logic function by each sub-logic.
The programmable logic cells (LogicElement, LE) of the fpga chip of main flow is common at presentRealize by look-up table configuration, be illustrated in figure 1 compiling of a kind of typical 4 input look-up table configurationThe implementation of journey logical block 100. Programmable logic cells LUT4 is by 1 MUX110 and 16 SRAM memory cell 121 of MUX16S1 (16 select 1) form, wherein multichannelSelector MUX16S1110 is made up of 5 MUX4S1 (4 select 1) 120. Input accessSignal, in the time that memory cell SRAM121 is configured to different value, can realize different merits able to programmeEnergy. The programmable logic cells of this structure has powerful programmability, but the spirit of its heightActivity has also been brought the performance cost such as corresponding area, time delay. Simultaneously due to this FPGA listMeta structure only has an output, in the time there is redundancy in the programmable functions of look-up table, cannot be multiplexing canResource allocation.
Therefore, the people such as the HadiParandeh of Lausanne, SUI Polytechnics first proposed a kind of based onFpga logic unit (US Patent No. with non-cone (And-InverterCone, AIC) structure8,836,368B2). As shown in Figure 2, taking the AIC logic cone AIC3200 of 3 grades as example,AIC3 is basic by 210 and 3 of 4 bottom AIC unit (BottomAICElement, EAE)AIC unit (BasicAICElement, BAE) 220 compositions. Wherein, basic AIC unit 220By 222, one of two input nand gates 221, phase inverter two input selectors 223, oneSRAM dispensing unit 224 forms; In fact bottom AIC unit 210 has comprised a basic AICUnit 220, remainder circuit is by two two input selectors 211, two each and every one phase inverters 212, twoIndividual SRAM dispensing unit 213 forms. An AIC3200 has 8 input i0～i7, works as storageWhen cell S RAM is configured as different value, AIC3 can realize different logic functions. In exampleAIC3 starts output from least one second layer, and the operation result of at least one the first level is not defeatedGo out. Because any function can both be rewritten the combined expression becoming with non-unit by logical operation.Thereby can be by Function Mapping arbitrarily on AIC combining structure. This logical block has many output manyThe feature of input, one side can meet the calculation function of the wide input of multidigit, simultaneously can be easilyOutput rusults in the middle of utilizing effectively utilizes programmable resource.
Wherein the way of realization of basic AIC unit B AE220 is conventionally as shown in Fig. 3 300, corresponding222, one of two input nand gates 221, phase inverters two input selectors 223, a SRAMThe circuit way of realization of dispensing unit 224 is as shown in 310,320,330,340. Whole AIC is mono-The BAE220 of unit needs 12 transistors to realize.
This when being configured as nonidentity operation function with the programmable logic cells of non-wimble structure, baseWill there be different Path selection this AIC unit, whether passes through phase inverter. Not by phase inverter,Basic AIC has realized unit the function of NAND gate; Select by phase inverter path, basic AIC is mono-First realized and the function of door. On time delay path, two kinds of configurations have different delay performances, thisThe temporal constraint of realizing the later stage to application circuit has brought inconvenience.
Summary of the invention
In view of this, the present invention proposes a kind of programmable logic cells based on AOI wimble structure,Adopt AND OR NOT gate able to programme (NANDOR) as basic logic cone unit.
A kind of programmable logic cells based on AOI structure that the present invention proposes, it comprises AOIElementary cell, described AOI elementary cell is in the control of the output control signal of SRAM memory cellThe lower function that realizes the first input data and the second input data NAND or nondisjunction, passes throughMultistage interconnected, can realize any logic function and express formula;
Wherein, described AOI elementary cell comprises: upper pull-up network pFET application of logic circuit module and underPull-up network nFET application of logic circuit module; Upper pull-up network pFET application of logic circuit module comprises at least oneThe one pFET is at least one the 5th pFET pipe;
The source electrode of described at least one pFET pipe and at least one the 3rd pFET pipe connects power supply,The drain electrode of described at least one pFET pipe connects at least one the 2nd pFET pipe and at least one theThe source electrode of five pFET pipes, the drain electrode of described at least one the 3rd pFET pipe connect described at least one theThe drain electrode of the source electrode of four pFET pipes and described at least one the 5th pFET pipe, described at least oneTwo pFET and described at least one the 4th pFET pipe drain signal line y end; Described at least oneThe grid of individual first to pFET at least one the 2nd pFET pipe connect respectively described first input data andIn the output control signal of SRAM memory cell one, described at least one the 3rd pFET is to extremelyThe grid that few the 4th pFET one of manage at least connects described second and inputs data, and at least one is the 5th years oldThe grid of pFET pipe connects the inversion signal of the output control signal of described SRAM memory cell.
Circuit of the present invention is realized required number of tubes and is less than of the prior art and non-wimble structure, faceLong-pending be better than in Fig. 2 with the basic AIC of non-cone unit, speed is better than original structure, is realizing difference in functionalityTime, its delay difference is less, and can be when adjusting pipe parameter and make to realize difference in functionalityTime delay is identical.
Brief description of the drawings
Fig. 1 is the programmable logic cells knot of a kind of typical 4 input look-up table configuration in prior artStructure schematic diagram;
Fig. 2 be in prior art a kind of based on non-cone (And-InverterCone, AIC) structureFpga logic cellular construction schematic diagram;
Fig. 3 be in prior art based on non-cone (And-InverterCone, AIC) structure in basicThe implementation structure figure of AIC unit;
Fig. 4 be in the present invention in the first embodiment AOI unit (NANDOR) pass through COMSThe circuit of standard compound logic door is realized figure;
Fig. 5 be in the present invention in the second embodiment AOI unit (NANDOR) pass through COMSThe circuit of standard compound logic door is realized figure;
Fig. 6 be in the present invention in the 3rd embodiment AOI unit (NANDOR) pass through COMSThe circuit of standard compound logic door is realized figure;
Fig. 7 be in the present invention in the 4th embodiment AOI unit (NANDOR) pass through COMSThe circuit of standard compound logic door is realized figure;
Fig. 8 be in the present invention in the 5th embodiment AOI unit (NANDOR) pass through COMSThe circuit of standard compound logic door is realized figure;
Fig. 9 be in the present invention in the 6th embodiment AOI unit (NANDOR) pass through COMSThe circuit of standard compound logic door is realized figure.
Detailed description of the invention
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with concrete realityExecute example, and with reference to accompanying drawing, the present invention is described in further detail.
The present invention proposes a kind of programmable logic cells based on AOI (NANDOR) structure, usesIn the AIC basic unit module BAE of 300 shown in alternate figures 3. The basic functional principle of BAEBe that it can pass through the storing value of programming Control sram cell, realizes NAND or "AND"Logic function, by the multistage connection of framework as shown in Figure 2, can realize complex logic function.And according to Demogan theorem, any function can both be rewritten and be become and non-unit by logical operationCombined expression, therefore can pass through AIC structure practical function.
The AOI able to programme unit (NANDOR) that the present invention proposes, equally can be by controllingSRAM memory cell, can become NAND or nondisjunction by this unit module functional configurationFunction, can be realized equally any logic function and expressed formula by multistage interconnected.
The AOI unit (NANDOR) that the present invention proposes is by COMS standard compound logic doorRealize, whole AOI unit (NANDOR) module comprises two parts: upper pull-up network pFETApplication of logic circuit module and pulldown network nFET application of logic circuit module.
A kind of programmable logic cells based on AOI structure has been proposed in first embodiment of the invention,It comprises AOI elementary cell, and described AOI elementary cell is in the output control of SRAM memory cellUnder the control of signal processed, realize the first input data and the second input data NAND or nondisjunctionFunction, by multistage interconnected, can realize any logic function and express formula;
Wherein, described AOI elementary cell comprises: upper pull-up network pFET application of logic circuit module and underPull-up network nFET application of logic circuit module; Described upper pull-up network pFET application of logic circuit module comprises at leastA the one pFET pipe is at least one the 5th pFET pipe;
The source electrode of described at least one pFET pipe and at least one the 4th pFET pipe connects power supply,The drain electrode of described at least one pFET pipe connects the source electrode of at least one the 2nd pFET pipe, described inThe drain electrode of at least one the 4th pFET pipe connects the source electrode of described at least one the 5th pFET pipe, described inThe drain electrode of at least one the 2nd pFET connects the source electrode of described at least one the 3rd pFET pipe, extremely describedThe drain electrode of few a 3rd pFET pipe and described at least one the 5th pFET pipe connects holding wire y end;Wherein, the leakage of described at least one the 4th pFET pipe drain electrode and described at least one pFET pipeThe drain electrode of utmost point interconnection or described at least one the 4th pFET pipe and at least one the 2nd pFET pipeDrain electrode interconnection, to be divided into described upper pull-up network pFET application of logic circuit module two parts of series connection up and down;Described at least one pFET pipe to the grid of at least one the 3rd pFET pipe connects respectively describedIn the output control signal of an input data and SRAM memory cell one, described at least one theFour pFET pipes to the grid of at least one the 5th pFET pipe meets described the second input data and SRAMIn the output control signal of memory cell one.
Described pulldown network nFET application of logic circuit module comprises at least one nFET pipe extremely at leastA the 5th nFET pipe;
The drain electrode of described at least one nFET pipe and at least one the 4th nFET pipe meets holding wire yEnd, the source electrode of described at least one nFET pipe connects the drain electrode of at least one the 2nd nFET pipe,The source electrode of described at least one the 4th nFET pipe connects the drain electrode of described at least one the 5th nFET pipe,The source electrode of described at least one the 2nd nFET meets the drain electrode of described at least one the 3rd nFET pipe, instituteState the source ground of at least one the 3rd nFET pipe and described at least one the 5th nFET pipe; Wherein,The source electrode interconnection of described at least one the 4th nFET pipe source electrode and described at least one nFET pipeOr the source electrode of the source electrode of described at least one the 4th nFET pipe and at least one the 2nd nFET pipe is mutualConnect, described pulldown network nFET application of logic circuit module is divided into two parts of series connection up and down; DescribedAt least one nFET pipe to the grid of at least one the 3rd nFET pipe connects respectively described first defeatedEnter in the output control signal of data and SRAM memory cell, described at least one the 4thNFET pipe to the grid of at least one the 5th nFET pipe connects described the second input data and SRAM depositsIn the output control signal of storage unit one.
Circuit structure shown in Fig. 4-Fig. 6 be first embodiment of the invention propose based on AOI structureSeveral typical circuit structural representations of programmable logic cells.
As shown in Figure 4, wherein draw on this pFET application of logic circuit module 410 by 411,412,413,414,415 5 pFET pipes and a sram cell 416 form. Wherein, the source of pipe 411The utmost point connects power supply, join two pipes together 412 source electrode of drain electrode, and grid is exported by sram cellsControl; PipeJoin two pipes together 411 the drain electrode of 412 source electrode, join two pipes together 413,415 source electrode of drain electrode is joined two pipes together simultaneously414 drain electrode, grid is controlled by signal a; The source electrode of pipe 413 connects 412 drain electrode, and drain electrode connectsHolding wire y end, grid is controlled by signal a; Pipe 414 source electrodes connect power supply, and drain electrode joins two pipes together 415Source electrode, grid is controlled by signal b; Join two pipes together 412,414 the drain electrode of pipe 415 source electrodes, leaksThe utmost point connects holding wire y end, and grid is controlled by sram cell output s.
In the time that in sram cell 416, storing value is configured to high level 1, pFET pipe 411,415Cut-off, pipe 413 and 414 series connection, a and b signal are controlled respectively pipe 413 and 414, realizeThe pFET circuit logic function of NOR operation; When storing value in sram cell 416 is configuredWhile becoming low level 0, pFET manages 411,415 conductings, pipe 412 and 414 parallel connections, a and b letterNumber control respectively pipe 412 and 414,413 and 415 parallel connections, the two is connected again, has realized NANDThe pFET circuit logic function of operation. Be that storing value in sram cell 416 has determinedThe logic function of NANDORpFET circuit.
Equally, 420 modules in Fig. 4 are nFET application of logic circuit module, by 421,422,423,424,425 5 nFET pipe compositions, with pFET logic circuit part symmetry in Fig. 4.
Wherein, the drain electrode of pipe 421 connects holding wire y end, join two pipes together 422 drain electrode of source electrode, gridBy sram cell output, s controls; Join two pipes together 421 source electrode of the drain electrode of pipe 422, source electrode is taken overSon 423,425 drain electrode, 424 the source electrode of simultaneously joining two pipes together, grid is controlled by signal a; Pipe423 drain electrode connects 422 source electrode, source ground, and grid is controlled by signal a; Pipe 424 drainsThe utmost point connects holding wire y end, join two pipes together 425 drain electrode of source electrode, and grid is controlled by signal b; Pipe 425Join two pipes together 422,424 source electrode of the drain electrode utmost point, source ground, grid is controlled by sram cell output sSystem. Its s signal comes from the shared sram cell of 410 modules.
In the time that in sram cell, storing value is configured to high level 1, nFET pipe 421,425 is ledLogical, pipe 422 and 424 parallel connections, a and b signal are controlled respectively pipe 422 and 424,423 Hes425 parallel connections, the two is connected again, has realized the nFET circuit logic function of NOR operation; Work as SRAMWhen in unit, storing value is configured to low level 0,421,425 cut-offs of nFET pipe, pipe 423 Hes424 series connection, a and b signal are controlled respectively pipe 423 and 424, have realized the nFET of NAND operationCircuit logic function.
Module 410 is connected by y holding wire with module 420 and draws port output from y holding wire,Can realize complete NAND or NOR logic function by configuring this sram cell.
Similarly, the pFET logic circuit of NANDOR elementary cell also can by Fig. 5 510,In Fig. 6, shown in 610 modules etc., circuit structure is realized.
Wherein, the s signal and a number that in the module 410 shown in Fig. 4, on first-, tri-pFET pipes, connectAccording to interchangeable, same, the s signal and a data that on first-, the tri-nFET pipes in module 420, connectInterchangeable.
As shown in Figure 5, in 510 modules, the source electrode of pipe 511 connects power supply, and drain electrode joins two pipes together 512Source electrode, 514 the drain electrode of simultaneously joining two pipes together, grid is controlled by signal a; The source electrode of pipe 512 is taken overSon 511,514 drain electrode, join two pipes together 513 source electrode of drain electrode, 515 the source electrode of simultaneously joining two pipes together,Grid is controlled by signal a; The source electrode of pipe 513 connects 512 drain electrode, and drain electrode connects holding wire y end,Grid is controlled by sram cell output s; Pipe 514 source electrodes connect power supply, drain electrode joins two pipes together 512,515 source electrode, grid is controlled by sram cell output s; Pipe 515 source electrodes join two pipes together 511,514 drain electrode, drain electrode connects holding wire y end, and grid is controlled by signal b.
As shown in Figure 6, in 610 modules, the source electrode of pipe 611 connects power supply, drain electrode joins two pipes together 612,Source electrode, 614 the drain electrode of simultaneously joining two pipes together, grid is controlled by signal a; The source electrode of pipe 612 connectsThe drain electrode of pipe 611,614 connects 615 source electrode simultaneously, join two pipes together 613 source electrode of drain electrode, gridThe utmost point is controlled by sram cell output s; The source electrode of pipe 613 connects 612 drain electrode, and drain electrode connects signalLine y end, grid is controlled by signal a; Pipe 614 source electrodes connect power supply, and drain electrode joins two pipes together 612,615Source electrode, grid is controlled by sram cell output s; Pipe 615 source electrodes join two pipes together 611,614Drain electrode, drain electrode connects holding wire y end, grid is controlled by signal b.
The nFET logic circuit of NANDOR elementary cell also can be by Fig. 5 511, in Fig. 6Circuit structure shown in 611 modules etc. is realized.
As shown in Figure 5, in 520 modules, the drain electrode of pipe 521 connects holding wire y end, and source electrode is joined two pipes together522 drain electrode, 524 the source electrode of simultaneously joining two pipes together, grid is controlled by signal a; The leakage of pipe 522Join two pipes together 521,524 source electrode of the utmost point, join two pipes together 523 drain electrode of source electrode, grid is controlled by signal a;The drain electrode of pipe 523 connects 522 source electrode, source ground, and grid is controlled by sram cell output s;Pipe 524 drain electrode connects holding wire y end, and join two pipes together 522,525 drain electrode of source electrode connects 521 simultaneouslySource electrode, grid is controlled by sram cell output s; Pipe 525 utmost point that drains joins two pipes together 521,524Source electrode, 522 the drain electrode of simultaneously joining two pipes together, source ground, grid is controlled by signal b.
As shown in Figure 6, in 620 modules, the drain electrode of pipe 621 connects holding wire y end, and source electrode is joined two pipes together622 drain electrode, 624 the source electrode of simultaneously joining two pipes together, grid is controlled by signal a; The leakage of pipe 622Join two pipes together 621,624 source electrode of the utmost point, join two pipes together 623 drain electrode of source electrode, grid is by sram cellOutput s controls; The drain electrode of pipe 623 connects 622 source electrode, source ground, and grid is controlled by signal aSystem; Pipe 624 drain electrode connects holding wire y end, and join two pipes together 622,625 drain electrode of source electrode connects simultaneouslyThe source electrode of pipe 621, grid is controlled by sram cell output s; Pipe 625 drain electrodes are joined two pipes together621,624 source electrode, source ground, grid is controlled by signal b.
The logic function that circuit structure shown in above-mentioned Fig. 5 and Fig. 6 is realized and described Fig. 4 illustrateThe logic function of structure identical, in the time that s is high level 1, described upper pull-up network pFET logicCircuit module is realized the pFET circuit logic function of neither-NOR operation, described pulldown network nFETApplication of logic circuit module realizes the nFET circuit logic function of neither-NOR operation; When SRAM storage listWhen the output control signal of unit is low level, described upper pull-up network pFET application of logic circuit module realizesThe pFET circuit logic function of NAND operation, described pulldown network nFET application of logic circuit moduleRealize the nFET circuit logic function of NAND operation.
The above-mentioned programmable logic cells based on AOI structure that the present invention also proposes can also pass throughThe second circuit structure proposing in the second embodiment is realized.
The disclosed programmable logic cells based on AOI structure in second embodiment of the invention, its bagDraw together AOI elementary cell, described AOI elementary cell is at the output control letter of SRAM memory cellNumber control under realize the merit of the first input data and second input data NAND or nondisjunctionCan, by multistage interconnected, can realize any logic function and express formula;
Wherein, described AOI elementary cell comprises: upper pull-up network pFET application of logic circuit module and underPull-up network nFET application of logic circuit module; Upper pull-up network pFET application of logic circuit module comprises at least oneThe one pFET is at least one the 5th pFET pipe;
The source electrode of described at least one pFET pipe and at least one the 3rd pFET pipe connects power supply,The drain electrode of described at least one pFET pipe connects at least one the 2nd pFET pipe and at least one theThe source electrode of five pFET pipes, the drain electrode of described at least one the 3rd pFET pipe connect described at least one theThe drain electrode of the source electrode of four pFET pipes and described at least one the 5th pFET pipe, described at least oneTwo pFET and described at least one the 4th pFET pipe drain signal line y end; Described at least oneThe grid of individual first to pFET at least one the 2nd pFET pipe connect respectively described first input data andIn the output control signal of SRAM memory cell one, described at least one the 3rd pFET is to extremelyThe grid that few the 4th pFET one of manage at least connects described second and inputs data, and at least one is the 5th years oldThe grid of pFET pipe connects the inversion signal of the output control signal of described SRAM memory cell.
Described pulldown network nFET application of logic circuit module comprises that at least one nFET is at least oneIndividual the 5th nFET pipe;
The drain electrode of described at least one nFET pipe and at least one the 3rd nFET pipe meets holding wire yEnd, the source electrode utmost point of described at least one nFET pipe connects at least one the 2nd nFET pipe and at leastThe drain electrode of a 5th nFET pipe, described in the source electrode of described at least one the 3rd nFET pipe connects at leastThe drain electrode of a 4th nFET pipe and the source electrode of described at least one the 5th nFET pipe, at least describedThe source ground of the 2nd nFET and described at least one the 4th nFET pipe; Described at least oneThe first grid at least one the 2nd nFET pipe connects respectively described the first input data and SRAM depositsOne of them in the output control signal of storage unit, described at least one the 3rd nFET is at least oneThe grid that individual the 4th nFET one of manages at least meets described the second input data, at least one the 5th nFETThe grid of pipe connects the inversion signal of the output control signal of described SRAM memory cell.
The typical case of the second circuit structure that second embodiment of the invention proposes realizes as Figure 7-8,Introduce in detail below.
The pFET application of logic circuit module of NANDOR elementary cell also can be by 710 shown in Fig. 7Module realizes, and 710 by 711,712,713,714,715 5 pFET pipes, a SRAMUnit 716 and an inverter modules composition.
Sram cell 716 output s are connected to phase inverter input, produce oppositely output ns.
In 710 modules, pipe 711 source electrodes connect power supply, join two pipes together 712,715 source electrode of drain electrode, gridThe utmost point is controlled by signal a; Join two pipes together 711 the drain electrode of pipe 712 source electrodes, drain electrode connects holding wire y end,Grid is controlled by signal s; Pipe 713 source electrodes connect power supply, drain electrode join two pipes together 714 source electrode and pipe715 drain electrode, grid is controlled by signal s; Pipe 714 source electrodes connect 713 drain electrode, and drain electrode connects letterNumber line y end, grid is controlled by signal b; The grid of pipe 715 is controlled by signal ns.
In the time that in sram cell 716, storing value is configured to high level 1, s signal end is 1,Ns is low level 0, pipe 712,713 cut-offs, and 715 conductings, a and b signal be control valve respectivelySon 711 and 714, pipe 711 and 714 series connection, have realized the pFET circuit logic that NOR operatesFunction; In the time that in sram cell 716, storing value is configured to low level 0, s signal end is 0,Ns is low level 1, and pipe 715 ends, 712 and 713 conductings, and pipe 711 and 714 parallel connections,Control respectively by a and b signal, realized the pFET circuit logic function of NAND operation.
Equally, 720 modules in Fig. 7 are nFET application of logic circuit module, by 721,722,723,724,725 5 nFET pipe compositions, with pFET logic circuit part symmetry in Fig. 7. Wherein sSignal is from the sram cell shared with 710 modules.
In 720 modules, pipe 721 drain electrode connects signal y end, join two pipes together 722,725 drain electrode of source electrode,Grid is controlled by signal a; Join two pipes together 721 source electrode of pipe 722 drain electrode, source ground, grid bySignal s controls; Pipe 723 drain electrode connects signal y end, source electrode join two pipes together 724 drain electrode and pipe 725Source electrode, grid is controlled by signal s; Pipe 724 drain electrodes connect 723 source electrode, source ground, gridThe utmost point is controlled by signal b; The grid of pipe 725 is controlled by signal ns.
In the time that in sram cell, storing value is configured to high level 1, s signal end is that 1, ns isLow level 0. NFET manages 722,723 conductings, 715 cut-offs, pipe 722 and 723 parallel connections, aControl respectively pipe 722 and 723 with b signal, realized the nFET circuit logic merit of NOR operationCan; In the time that in sram cell, storing value is configured to low level 0, s signal end is that 0, ns isLow level 1. 722,723 cut-offs of nFET pipe, pipe 721 and 724 series connection, a and b signal divideDo not control pipe 721 and 724, realized the nFET circuit logic function of NAND operation.
Module 710 is connected by y holding wire with module 720 and draws port output from y holding wire,Can realize complete NAND or NOR logic function by configuring this sram cell.
Similarly, the pFET of NANDOR elementary cell and nPFET logic circuit also can pass throughShown in Fig. 8,810 and 820 modular circuits realize.
In 810 modules, pipe 811 source electrodes connect power supply, join two pipes together 812,815 source electrode of drain electrode, gridThe utmost point is controlled by signal a; Join two pipes together 811 the drain electrode of pipe 812 source electrodes, drain electrode connects holding wire y end,Grid is controlled by signal s; Pipe 813 source electrodes connect power supply, drain electrode join two pipes together 814 source electrode and pipe815 drain electrode, grid is controlled by signal b; Pipe 814 source electrodes connect 813 drain electrode, and drain electrode connects letterNumber line y end, grid is controlled by signal b; The grid of pipe 815 is controlled by signal ns.
In 820 modules, pipe 821 drain electrode connects signal y end, join two pipes together 822,825 drain electrode of source electrode,Grid is controlled by signal a; Join two pipes together 821 source electrode of pipe 822 drain electrode, source ground, grid bySignal s controls; Pipe 823 drain electrode connects signal y end, source electrode join two pipes together 824 drain electrode and pipe 825Source electrode, grid is controlled by signal b; Pipe 824 drain electrodes connect 823 source electrode, source ground, gridThe utmost point is controlled by signal b; The grid of pipe 825 is controlled by signal ns.
Wherein, the s signal and a number that in the module 810 shown in Fig. 8, on the first-two pFET pipe, connectAccording to interchangeable, same, the s signal and a data that on the first-two nFET pipe in module 820, connectInterchangeable.
Upper pull-up network pFET application of logic circuit module shown in Fig. 7-8 and pulldown network nFET logicCircuit module can be combined and form NANDOR elementary cell.
The above-mentioned programmable logic cells based on AOI structure that the present invention also proposes can also pass throughThe third circuit structure proposing in the 3rd embodiment is realized.
The programmable logic cells based on AOI structure proposing in third embodiment of the invention, its bagDraw together AOI elementary cell, described AOI elementary cell is at the output control letter of SRAM memory cellNumber control under realize the merit of the first input data and second input data NAND or nondisjunctionCan, by multistage interconnected, can realize any logic function and express formula;
Wherein, described AOI elementary cell comprises: upper pull-up network pFET application of logic circuit module and underPull-up network nFET application of logic circuit module; Upper pull-up network pFET application of logic circuit module comprises at least oneThe one pFET pipe is at least one the 6th pFET pipe;
The source electrode of described at least one pFET pipe and at least one the 4th pFET pipe connects power supply,The drain electrode of described at least one pFET pipe connects the source electrode of at least one the 2nd pFET pipe, described inThe drain electrode of at least one the 4th pFET pipe connects the source electrode of described at least one the 5th pFET pipe, described inThe drain electrode of at least one the 2nd pFET connects the source electrode of described at least one the 3rd pFET pipe, extremely describedThe drain electrode of few a 5th pFET pipe connects the source electrode of described at least one the 6th pFET pipe, extremely describedThe drain electrode of few a 3rd pFET pipe and described at least one the 6th pFET pipe connects holding wire y end;Wherein, the leakage of described at least one the 4th pFET pipe drain electrode and described at least one pFET pipeThe drain electrode of utmost point interconnection or described at least one the 4th pFET pipe and at least one the 2nd pFET pipeDrain electrode interconnection, to be divided into described upper pull-up network pFET application of logic circuit module two parts of series connection up and down;Described at least one pFET pipe to the grid of at least one the 3rd pFET pipe connects respectively describedIn the output control signal of an input data and SRAM memory cell one, described at least one theFour pFET pipes to the grid of at least one the 6th pFET pipe meets described the second input data and SRAMIn the output control signal of memory cell one.
Described pulldown network nFET application of logic circuit module comprises at least one nFET pipe extremely at leastA the 6th nFET pipe;
The drain electrode of described at least one nFET pipe and at least one the 4th nFET pipe meets holding wire yEnd, the source electrode of described at least one nFET pipe connects the drain electrode of at least one the 2nd nFET pipe,The source electrode of described at least one the 4th nFET pipe connects the drain electrode of described at least one the 5th nFET pipe,The source electrode of described at least one the 2nd nFET meets the drain electrode of described at least one the 3rd nFET pipe, instituteThe source electrode of stating at least one the 5th nFET pipe connects the drain electrode of described at least one the 6th nFET pipe, instituteThe source electrode of stating at least one the 3rd nFET pipe and described at least one the 6th nFET pipe meets holding wire yEnd; Wherein, the source electrode of described at least one the 4th nFET pipe and at least one the 2nd nFET pipeSource electrode is connected, described upper pull-up network pFET application of logic circuit module is divided into two parts of series connection up and down;Described at least one nFET pipe to the grid of at least one the 3rd nFET pipe connects respectively describedIn the output control signal of an input data and SRAM memory cell one, described at least one theFour nFET pipes to the grid of at least one the 6th nFET pipe meets described the second input data and SRAMIn the output control signal of memory cell one.
The typical case of the third circuit structure realizes as shown in Figure 9, introduces in detail below.
The pFET application of logic circuit module of NANDOR elementary cell also can be by 910 shown in Fig. 9Module realizes, and 910 by 911,912,913,914,915,916 6 pFET pipes, a SRAMUnit 917 forms.
As shown in Figure 9, in 910 modules, the source electrode of pipe 911 connects power supply, and drain electrode joins two pipes together 912Source electrode, grid is controlled by sram cell output s; Join two pipes together 911 the drain electrode of the source electrode of pipe 912,Join two pipes together 913,915 source electrode of drain electrode, grid is controlled by signal a; The source electrode of pipe 913 is taken overThe drain electrode of son 912,914, drain electrode connects holding wire y end, and grid is controlled by signal a; Pipe 914Source electrode connects power supply, join two pipes together 913,915 source electrode of drain electrode, and grid is controlled by signal b; Pipe 915Join two pipes together 912,914 drain electrode of source electrode, join two pipes together 916 source electrode of drain electrode, grid is mono-by SRAMThe output s of unit controls; Join two pipes together 915 the drain electrode of pipe 916 source electrodes, drain electrode connects holding wire y end, gridThe utmost point is controlled by signal b.
In the time that in sram cell 917, storing value is configured to high level 1,911,915 sections, pipeOnly, a signal controlling 912 and 913, b signal controlling pipe 914 and 916, pipe 913 and 914Series connection, has realized the pFET circuit logic function that NOR operates; When depositing in sram cell 917When Stored Value is configured to low level 0, pipe 911 and 915 conductings, have realized NAND operationPFET circuit logic function.
Equally, 920 modules in Fig. 9 are nFET application of logic circuit module, by 921,922,923,924,925,926 6 pFET pipe compositions, with pFET logic circuit part symmetry in Fig. 9. ItsMiddle s signal is from the sram cell shared with 910 modules.
In 920 modules, the drain electrode of pipe 921 connects holding wire y end, join two pipes together 922 drain electrode of source electrode,Grid is controlled by sram cell output s; Join two pipes together 921 source electrode of the drain electrode of pipe 922, source electrodeJoin two pipes together 923,925 drain electrode, 924 the source electrode of simultaneously joining two pipes together, grid is controlled by signal a;The drain electrode of pipe 923 connects 922 source electrode, source ground, and grid is controlled by signal a; Pipe 924The drain electrode utmost point connects holding wire y end, join two pipes together 923,925 drain electrode of source electrode, and grid is controlled by signal b;Join two pipes together 922,924 source electrode of pipe 925 drain electrode, join two pipes together 926 drain electrode of source electrode, grid bySram cell output s controls; Join two pipes together 925 source electrode of pipe 926 drain electrode, source ground, gridThe utmost point is controlled by signal b.
In the time that in sram cell, storing value is configured to high level 1, nFET pipe 921 and 923 is ledLogical, realize the nFET circuit logic function that NOR operates; When storing value quilt in sram cellWhile being configured to low level 0,921 and 923 cut-offs of nFET pipe, pipe 923 and 924 series connection, aControl respectively pipe 923 and 924 with b signal, realized the nFET circuit logic of NAND operationFunction.
Module 910 is connected by y holding wire with module 920 and draws port output from y holding wire,Can realize complete NAND or NOR logic function by configuring this sram cell.
Wherein, the s signal and a number that in the module 910 shown in Fig. 9, on first-, tri-pFET pipes, connectAccording to interchangeable, the s signal and the b signal that on the 3rd to the 6th pFET pipe, connect are interchangeable, same, mouldThe s signal and a data that on first-, tri-nFET pipes in piece 920, connect are interchangeable, and the 3rd to the 6thThe s signal and the b signal that on nFET pipe, connect are interchangeable.
The way of realization of NANDOR elementary cell can be the pFET logic in said units equallyAny combination of circuit module and nFET application of logic circuit module realizes.
Upper pull-up network pFET application of logic circuit module shown in Fig. 4-9 and pulldown network nFET logicCircuit module can be combined and form NANDOR elementary cell. Further, the present invention proposesFig. 4-9 shown in upper pull-up network pFET application of logic circuit module can also with prior art in anyUnder other, drawing in the net nFET application of logic circuit module can be combined and form NANDOR elementary cell.
The present invention proposes a kind of programmable logic cells based on AOI wimble structure, can be by this elementAs the basic composition unit of basic AIC logic, by multilayer cascade, realize various multipleAssorted logic function. This NANDOR logical unit structure is simple, with the basic AIC unit in Fig. 2Compare, realize the required number of tubes of complete function and can reduce, the time delay path of process also compareLittle, therefore all more excellent than the AIC elementary cell in prior art Fig. 2 on area and delay performance. WithTime this NANDOR logical block alleviated the difference configuration feelings that the AIC elementary cell in Fig. 2 existsThe problem that condition path delay differs greatly, can adjust by the pipe parameter in structure of the present inventionWhole, can realize the difference that difference is configured to time delay and be transferred to required scope.
The NANDOR unit that the present invention proposes is keeping Fig. 2 AIC elementary cell and traditional LUTThe speed that structure is compared is fast, and extensibility is strong, the multiplexing logical resource of energy, the spy of lifting resource utilizationOn the basis of point, more simple on structure realizes, area is less, and speed is faster, and can lead toThe method of toning homogeneous tube subparameter has made up the configuration path delay difference that Fig. 2 AIC elementary cell existsProblem.
Above-described specific embodiment, carries out object of the present invention, technical scheme and beneficial effectFurther description, it should be understood that and the foregoing is only specific embodiments of the invention,Be not limited to the present invention, within the spirit and principles in the present invention all, any amendment of making,Protection scope of the present invention is equal to replacement, improvement etc., within all should be included in.

Claims (8)

1. the programmable logic cells based on AOI structure, it comprises AOI elementary cell,Described AOI elementary cell realizes under the control of the output control signal of SRAM memory cellThe function of one input data and the second input data NAND or nondisjunction, by multistage interconnected,Can realize any logic function and express formula;
Wherein, described AOI elementary cell comprises: upper pull-up network pFET application of logic circuit module and underPull-up network nFET application of logic circuit module; Upper pull-up network pFET application of logic circuit module comprises at least oneThe one pFET is at least one the 5th pFET pipe;
The source electrode of described at least one pFET pipe and at least one the 3rd pFET pipe connects power supply,The drain electrode of described at least one pFET pipe connects at least one the 2nd pFET pipe and at least one theThe source electrode of five pFET pipes, the drain electrode of described at least one the 3rd pFET pipe connect described at least one theThe drain electrode of the source electrode of four pFET pipes and described at least one the 5th pFET pipe, described at least oneTwo pFET and described at least one the 4th pFET pipe drain signal line y end; Described at least oneThe grid of an individual pFET and at least one the 2nd pFET pipe connect respectively described the first input data andIn the output control signal of SRAM memory cell one, described at least one the 3rd pFET is to extremelyThe grid that few the 4th pFET one of manage at least connects described second and inputs data, and at least one is the 5th years oldThe grid of pFET pipe connects the inversion signal of the output control signal of described SRAM memory cell.
2. the programmable logic cells based on AOI structure as claimed in claim 1, wherein,The grid of described at least one pFET pipe connects the first input data, at least one the 2nd pFETThe grid of pipe connects the output signal of SRAM memory cell, the grid of described at least one the 3rd pFET pipeThe utmost point connects the output signal of SRAM memory cell, and it is second defeated that the grid of at least one the 4th pFET pipe connectsEnter data.
3. the programmable logic cells based on AOI structure as claimed in claim 1, wherein,The grid of described at least one pFET pipe connects the first input data, at least one the 2nd pFETThe grid of pipe connects the output signal of SRAM memory cell, described at least one the 3rd pFET pipe and extremelyThe grid of few a 4th pFET pipe connects the second input data.
4. the programmable logic cells based on AOI structure as described in claim 1-3 any one,Wherein, described pulldown network nFET application of logic circuit module comprises that at least one nFET extremely at leastA the 5th nFET pipe;
The drain electrode of described at least one nFET pipe and at least one the 3rd nFET pipe meets holding wire yEnd, the source electrode of described at least one nFET pipe connects at least one the 2nd nFET pipe and at least oneThe drain electrode of individual the 5th nFET pipe, the source electrode of described at least one the 3rd nFET pipe connects described at least oneThe source electrode of the drain electrode of individual the 4th nFET pipe and described at least one the 5th nFET pipe, described at least oneThe source ground of individual the 2nd nFET and described at least one the 4th nFET pipe; Described at least oneOne grid at least one the 2nd nFET pipe connects respectively described the first input data and SRAM storageOne of them in the output control signal of unit, described at least one the 3rd nFET is at least oneThe grid that the 4th nFET one of manages at least meets described the second input data, at least one the 5th nFETThe grid of pipe connects the inversion signal of the output control signal of described SRAM memory cell.
5. the programmable logic cells based on AOI structure as claimed in claim 4, wherein,The grid of described at least one nFET pipe connects the first input data, at least one the 2nd nFETThe grid of pipe connects the output signal of SRAM memory cell, the grid of described at least one the 3rd nFET pipeThe utmost point connects the output signal of SRAM memory cell, and it is second defeated that the grid of at least one the 4th nFET pipe connectsEnter data.
6. the programmable logic cells based on AOI structure as claimed in claim 4, wherein,The grid of described at least one nFET pipe connects the first input data, at least one the 2nd nFETThe grid of pipe connects the output signal of SRAM memory cell, described at least one the 3rd nFET pipe and extremelyThe grid of few a 4th nFET pipe connects the second input data.
7. the programmable logic cells based on AOI structure as described in claim 1-3,5-6,Wherein, in the time that the output control signal of SRAM memory cell is high level, described upper pull-up network pFETApplication of logic circuit module realizes the pFET electricity of the first input data and the second input data neither-NOR operationRoad logic function, described pulldown network nFET application of logic circuit module realizes the first input data and secondThe nFET circuit logic function of input data neither-NOR operation; When the output of SRAM memory cellWhen control signal is low level, described upper pull-up network pFET application of logic circuit module realizes the first input numberAccording to the pFET circuit logic function of the second input data NAND operation, described pulldown network nFETApplication of logic circuit module realizes the nFET electricity of the first input data and the second input data NAND operationRoad logic function.
8. the programmable logic cells based on AOI structure as claimed in claim 4, wherein,In the time that the output control signal of SRAM memory cell is high level, described upper pull-up network pFET logicCircuit module is realized the pFET circuit of the first input data and the second input data neither-NOR operation and is patrolledCollect function, described pulldown network nFET application of logic circuit module realizes the first input data and the second inputThe nFET circuit logic function of data neither-NOR operation; When the output control of SRAM memory cellWhen signal is low level, described upper pull-up network pFET application of logic circuit module realize the first input data andThe pFET circuit logic function of the second input data NAND operation, described pulldown network nFETApplication of logic circuit module realizes the nFET electricity of the first input data and the second input data NAND operationRoad logic function.
CN201510988404.0A 2015-12-24 2015-12-24 A kind of programmable logic cells based on and-or inverter structure Active CN105610427B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510988404.0A CN105610427B (en) 2015-12-24 2015-12-24 A kind of programmable logic cells based on and-or inverter structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510988404.0A CN105610427B (en) 2015-12-24 2015-12-24 A kind of programmable logic cells based on and-or inverter structure

Publications (2)

Publication Number Publication Date
CN105610427A true CN105610427A (en) 2016-05-25
CN105610427B CN105610427B (en) 2018-09-11

Family

ID=55990007

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510988404.0A Active CN105610427B (en) 2015-12-24 2015-12-24 A kind of programmable logic cells based on and-or inverter structure

Country Status (1)

Country Link
CN (1) CN105610427B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111429956A (en) * 2020-03-11 2020-07-17 浙江大学 Multi-mode calculable SRAM unit circuit and control method thereof
CN114337646A (en) * 2021-12-17 2022-04-12 无锡中微亿芯有限公司 P _ flash type programmable logic device based on cluster circuit

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1547324A (en) * 2003-12-16 2004-11-17 复旦大学 Programmable logic unit structure
CN101682329A (en) * 2008-01-30 2010-03-24 雅格罗技（北京）科技有限公司 A kind of integrated circuit with improved logical block
CN102647181A (en) * 2008-01-30 2012-08-22 雅格罗技（北京）科技有限公司 Integrated circuit with improved logic cells
US20130162292A1 (en) * 2011-12-21 2013-06-27 Ecole Polytechnique Federale De Lausanne (Epfl) Non-lut field-programmable gate arrays
US20140253059A1 (en) * 2013-03-05 2014-09-11 Qualcomm Incorporated Adaptive switching voltage regulator
US20150070069A1 (en) * 2013-09-11 2015-03-12 International Business Machines Corporation Level shifter with built-in logic function for reduced delay

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1547324A (en) * 2003-12-16 2004-11-17 复旦大学 Programmable logic unit structure
CN101682329A (en) * 2008-01-30 2010-03-24 雅格罗技（北京）科技有限公司 A kind of integrated circuit with improved logical block
CN102647181A (en) * 2008-01-30 2012-08-22 雅格罗技（北京）科技有限公司 Integrated circuit with improved logic cells
US20130162292A1 (en) * 2011-12-21 2013-06-27 Ecole Polytechnique Federale De Lausanne (Epfl) Non-lut field-programmable gate arrays
US20140253059A1 (en) * 2013-03-05 2014-09-11 Qualcomm Incorporated Adaptive switching voltage regulator
US20150070069A1 (en) * 2013-09-11 2015-03-12 International Business Machines Corporation Level shifter with built-in logic function for reduced delay

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111429956A (en) * 2020-03-11 2020-07-17 浙江大学 Multi-mode calculable SRAM unit circuit and control method thereof
CN111429956B (en) * 2020-03-11 2022-04-05 浙江大学 Multi-mode calculable SRAM unit circuit and control method thereof
CN114337646A (en) * 2021-12-17 2022-04-12 无锡中微亿芯有限公司 P _ flash type programmable logic device based on cluster circuit

Also Published As

Publication number Publication date
CN105610427B (en) 2018-09-11

Similar Documents

Publication Publication Date Title
US7317332B2 (en) Interconnection and input/output resources for programmable logic integrated circuit devices
US8581624B2 (en) Integrated circuits with multi-stage logic regions
US20050218929A1 (en) Field programmable gate array logic cell and its derivatives
US7161384B1 (en) Flexible macrocell interconnect
CN102176673B (en) LUT4 (look up table), logical unit of FPGA (field programmed gate array) and logical block of FPGA
CN105518994A (en) Input/output circuits and methods of implementing an input/output circuit
US20130278289A1 (en) Method and Apparatus for Improving Efficiency of Programmable Logic Circuit Using Cascade Configuration
CN105356875B (en) A kind of single-particle reinforces the lut circuits of FPGA
US8816748B2 (en) Jitter reduction in high speed low core voltage level shifter
CN105610427A (en) Programmable logic element based on NAND-OR structure
CN105610428A (en) Configurable logic element based on NANDOR structure
US9143131B2 (en) Field-programmable gate array
JP5523988B2 (en) Programmable logic circuit device and circuit determination method thereof
CN105264510B (en) A kind of field programmable gate array and communication means
CN102761325A (en) Selector circuit with fixed output state
CN105610429A (en) Configurable logic element based on NAND OR structure
CN105471422B (en) The programmed logical module of integrated auxiliary logic arithmetic element
US10855283B2 (en) Routing network for reconfigurable circuit
CN203968107U (en) Multichannel final election device
CN203377863U (en) FPGA interconnection structure with optimized area
WO2017088184A1 (en) Field programmable gate array and circuit function changeover method therefor
CN105450214A (en) Multiplex AND gate and OR gate selection circuit
Guangxin et al. Design for an IO block array in a tile-based FPGA
JPH08306890A (en) Gate array cell provided with preliminarily demarcated connection pattern
CN108335708A (en) A kind of programmable double data rate register circuit and control method of single-particle reinforcing

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant