CN1539113A - 层次集成电路设计和分析系统中对子模块设计的表达 - Google Patents

层次集成电路设计和分析系统中对子模块设计的表达 Download PDF

Info

Publication number
CN1539113A
CN1539113A CNA028152786A CN02815278A CN1539113A CN 1539113 A CN1539113 A CN 1539113A CN A028152786 A CNA028152786 A CN A028152786A CN 02815278 A CN02815278 A CN 02815278A CN 1539113 A CN1539113 A CN 1539113A
Authority
CN
China
Prior art keywords
pin
unit
follow
piece
taking
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA028152786A
Other languages
English (en)
Chinese (zh)
Inventor
��Ī��M��������
蒂莫西·M·布尔克斯
A
迈克尔·A·瑞普
海密德·萨沃扎
����M�������ɭ
罗伯特·M·斯旺森
E
卡恩·E·瓦特拉
路卡斯·梵·金尼肯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Magma Design Automation LLC
Original Assignee
Magma Design Automation LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Magma Design Automation LLC filed Critical Magma Design Automation LLC
Publication of CN1539113A publication Critical patent/CN1539113A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3315—Design verification, e.g. functional simulation or model checking using static timing analysis [STA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
CNA028152786A 2001-06-08 2002-06-10 层次集成电路设计和分析系统中对子模块设计的表达 Pending CN1539113A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US29679701P 2001-06-08 2001-06-08
US60/296,797 2001-06-08

Publications (1)

Publication Number Publication Date
CN1539113A true CN1539113A (zh) 2004-10-20

Family

ID=23143594

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA028152786A Pending CN1539113A (zh) 2001-06-08 2002-06-10 层次集成电路设计和分析系统中对子模块设计的表达

Country Status (7)

Country Link
EP (1) EP1407391A2 (fr)
JP (1) JP2005518002A (fr)
KR (1) KR20040032109A (fr)
CN (1) CN1539113A (fr)
CA (1) CA2450143A1 (fr)
IL (1) IL159224A0 (fr)
WO (1) WO2002101601A2 (fr)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100461189C (zh) * 2005-01-21 2009-02-11 国际商业机器公司 电路设计方法及系统
CN102160055B (zh) * 2009-07-28 2014-03-12 新诺普系统公司 电子电路阶层级数的排序仿真
CN103678760A (zh) * 2012-09-21 2014-03-26 波音公司 建模数据和逻辑数据的显示
CN105612520A (zh) * 2013-08-06 2016-05-25 Ess技术有限公司 连接的元件的约束性布置
CN106777441A (zh) * 2015-11-24 2017-05-31 龙芯中科技术有限公司 时序约束管理方法及装置
CN107797051A (zh) * 2016-08-30 2018-03-13 联发科技股份有限公司 自动测试样式生成的电路建模方法以及自动测试样式生成电路
CN112395431A (zh) * 2021-01-18 2021-02-23 北京晶未科技有限公司 用于构建行为模型的方法、电子装置和电子设备
CN113642280A (zh) * 2020-04-27 2021-11-12 中国科学院上海微系统与信息技术研究所 超导集成电路的布局方法
CN117436379A (zh) * 2023-12-21 2024-01-23 成都行芯科技有限公司 一种通孔压缩方法、装置、电子设备及存储介质

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100382085C (zh) * 2004-07-07 2008-04-16 华为技术有限公司 一种印制电路板中集成设计元件的版图设计方法和装置
US7752588B2 (en) 2005-06-29 2010-07-06 Subhasis Bose Timing driven force directed placement flow
WO2007002799A1 (fr) 2005-06-29 2007-01-04 Lightspeed Logic, Inc. Procedes et systemes de placement
US8332793B2 (en) 2006-05-18 2012-12-11 Otrsotech, Llc Methods and systems for placement and routing
US7840927B1 (en) 2006-12-08 2010-11-23 Harold Wallace Dozier Mutable cells for use in integrated circuits
CN102339342B (zh) * 2010-07-27 2013-06-05 中国科学院微电子研究所 一种参数化器件单元的快速实体化方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5598344A (en) * 1990-04-06 1997-01-28 Lsi Logic Corporation Method and system for creating, validating, and scaling structural description of electronic device
US5644498A (en) * 1995-01-25 1997-07-01 Lsi Logic Corporation Timing shell generation through netlist reduction
US5844818A (en) * 1996-05-10 1998-12-01 Lsi Logic Corporation Method for creating and using design shells for integrated circuit designs
US5920484A (en) * 1996-12-02 1999-07-06 Motorola Inc. Method for generating a reduced order model of an electronic circuit
US5878053A (en) * 1997-06-09 1999-03-02 Synopsys, Inc. Hierarchial power network simulation and analysis tool for reliability testing of deep submicron IC designs
US6072945A (en) * 1997-06-26 2000-06-06 Sun Microsystems Inc. System for automated electromigration verification
US6457159B1 (en) * 1998-12-29 2002-09-24 Cadence Design Systems, Inc. Functional timing analysis for characterization of virtual component blocks

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100461189C (zh) * 2005-01-21 2009-02-11 国际商业机器公司 电路设计方法及系统
CN102160055B (zh) * 2009-07-28 2014-03-12 新诺普系统公司 电子电路阶层级数的排序仿真
CN103678760A (zh) * 2012-09-21 2014-03-26 波音公司 建模数据和逻辑数据的显示
CN103678760B (zh) * 2012-09-21 2018-06-05 波音公司 建模数据和逻辑数据的显示
CN105612520A (zh) * 2013-08-06 2016-05-25 Ess技术有限公司 连接的元件的约束性布置
CN106777441A (zh) * 2015-11-24 2017-05-31 龙芯中科技术有限公司 时序约束管理方法及装置
CN106777441B (zh) * 2015-11-24 2020-04-21 龙芯中科技术有限公司 时序约束管理方法及装置
CN107797051A (zh) * 2016-08-30 2018-03-13 联发科技股份有限公司 自动测试样式生成的电路建模方法以及自动测试样式生成电路
CN113642280A (zh) * 2020-04-27 2021-11-12 中国科学院上海微系统与信息技术研究所 超导集成电路的布局方法
CN112395431A (zh) * 2021-01-18 2021-02-23 北京晶未科技有限公司 用于构建行为模型的方法、电子装置和电子设备
CN117436379A (zh) * 2023-12-21 2024-01-23 成都行芯科技有限公司 一种通孔压缩方法、装置、电子设备及存储介质
CN117436379B (zh) * 2023-12-21 2024-04-09 成都行芯科技有限公司 一种通孔压缩方法、装置、电子设备及存储介质

Also Published As

Publication number Publication date
KR20040032109A (ko) 2004-04-14
IL159224A0 (en) 2004-06-01
WO2002101601A2 (fr) 2002-12-19
CA2450143A1 (fr) 2002-12-19
JP2005518002A (ja) 2005-06-16
EP1407391A2 (fr) 2004-04-14
WO2002101601A3 (fr) 2003-12-11

Similar Documents

Publication Publication Date Title
US7103863B2 (en) Representing the design of a sub-module in a hierarchical integrated circuit design and analysis system
US9852253B2 (en) Automated layout for integrated circuits with nonstandard cells
US11847397B1 (en) Barycenter compact model to determine IR drop exact solution for circuit network
US6378123B1 (en) Method of handling macro components in circuit design synthesis
US7480878B2 (en) Method and system for layout versus schematic validation of integrated circuit designs
US6295636B1 (en) RTL analysis for improved logic synthesis
US6421818B1 (en) Efficient top-down characterization method
US5696694A (en) Method and apparatus for estimating internal power consumption of an electronic circuit represented as netlist
US6263483B1 (en) Method of accessing the generic netlist created by synopsys design compilier
US6205572B1 (en) Buffering tree analysis in mapped design
US6289498B1 (en) VDHL/Verilog expertise and gate synthesis automation system
US6292931B1 (en) RTL analysis tool
CN1539113A (zh) 层次集成电路设计和分析系统中对子模块设计的表达
CN101833590A (zh) 使用简化网表来生成布图规划的方法和设备
US20050172250A1 (en) System and method for providing distributed static timing analysis with merged results
US6289491B1 (en) Netlist analysis tool by degree of conformity
JP2009518717A (ja) Ｅｄａツール設計ビューにおける情報を保護する方法およびプログラム・プロダクト
US9443050B2 (en) Low-voltage swing circuit modifications
Gupta et al. Analytical models for RTL power estimation of combinational and sequential circuits
US9471733B1 (en) Solving a circuit network in multicore or distributed computing environment
US10891411B2 (en) Hierarchy-driven logical and physical synthesis co-optimization
US7979262B1 (en) Method for verifying connectivity of electrical circuit components
US7168057B2 (en) Targeted optimization of buffer-tree logic
CN1495649A (zh) 用于在寄存器传送级对集成电路的性能进行估算的系统
Cong et al. Multilevel global placement with retiming

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication