IL159224A0 - Representing the design of a sub-module in a hierarchical integrated circuit design and analysis system - Google Patents
Representing the design of a sub-module in a hierarchical integrated circuit design and analysis systemInfo
- Publication number
- IL159224A0 IL159224A0 IL15922402A IL15922402A IL159224A0 IL 159224 A0 IL159224 A0 IL 159224A0 IL 15922402 A IL15922402 A IL 15922402A IL 15922402 A IL15922402 A IL 15922402A IL 159224 A0 IL159224 A0 IL 159224A0
- Authority
- IL
- Israel
- Prior art keywords
- design
- representing
- sub
- module
- integrated circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3315—Design verification, e.g. functional simulation or model checking using static timing analysis [STA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US29679701P | 2001-06-08 | 2001-06-08 | |
PCT/US2002/018424 WO2002101601A2 (en) | 2001-06-08 | 2002-06-10 | Representing the design of a sub-module in a hierarchical integrated circuit design and analysis system |
Publications (1)
Publication Number | Publication Date |
---|---|
IL159224A0 true IL159224A0 (en) | 2004-06-01 |
Family
ID=23143594
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL15922402A IL159224A0 (en) | 2001-06-08 | 2002-06-10 | Representing the design of a sub-module in a hierarchical integrated circuit design and analysis system |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP1407391A2 (en) |
JP (1) | JP2005518002A (en) |
KR (1) | KR20040032109A (en) |
CN (1) | CN1539113A (en) |
CA (1) | CA2450143A1 (en) |
IL (1) | IL159224A0 (en) |
WO (1) | WO2002101601A2 (en) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100382085C (en) * | 2004-07-07 | 2008-04-16 | 华为技术有限公司 | Board pattern designing method of integrated designing element in printed circuit board and its device |
US7228514B2 (en) * | 2005-01-21 | 2007-06-05 | International Business Machines Corporation | Method, system and computer program product for automatically estimating pin locations and interconnect parasitics of a circuit layout |
WO2007002799A1 (en) | 2005-06-29 | 2007-01-04 | Lightspeed Logic, Inc. | Methods and systems for placement |
US7752588B2 (en) | 2005-06-29 | 2010-07-06 | Subhasis Bose | Timing driven force directed placement flow |
US8332793B2 (en) | 2006-05-18 | 2012-12-11 | Otrsotech, Llc | Methods and systems for placement and routing |
US7840927B1 (en) | 2006-12-08 | 2010-11-23 | Harold Wallace Dozier | Mutable cells for use in integrated circuits |
US8463587B2 (en) * | 2009-07-28 | 2013-06-11 | Synopsys, Inc. | Hierarchical order ranked simulation of electronic circuits |
CN102339342B (en) * | 2010-07-27 | 2013-06-05 | 中国科学院微电子研究所 | Method for fast materializing of parameterization device unit |
US9111245B2 (en) * | 2012-09-21 | 2015-08-18 | The Boeing Company | Displaying modeling data and logical data |
CN105612520A (en) * | 2013-08-06 | 2016-05-25 | Ess技术有限公司 | Constrained placement of connected elements |
CN106777441B (en) * | 2015-11-24 | 2020-04-21 | 龙芯中科技术有限公司 | Timing constraint management method and device |
US20180060472A1 (en) * | 2016-08-30 | 2018-03-01 | Mediatek Inc. | Efficient cell-aware fault modeling by switch-level test generation |
CN113642280A (en) * | 2020-04-27 | 2021-11-12 | 中国科学院上海微系统与信息技术研究所 | Layout method of superconducting integrated circuit |
CN112395431B (en) * | 2021-01-18 | 2021-04-30 | 北京晶未科技有限公司 | Method for constructing behavior model, electronic device and electronic equipment |
CN117436379B (en) * | 2023-12-21 | 2024-04-09 | 成都行芯科技有限公司 | Through hole compression method and device, electronic equipment and storage medium |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5598344A (en) * | 1990-04-06 | 1997-01-28 | Lsi Logic Corporation | Method and system for creating, validating, and scaling structural description of electronic device |
US5644498A (en) * | 1995-01-25 | 1997-07-01 | Lsi Logic Corporation | Timing shell generation through netlist reduction |
US5844818A (en) * | 1996-05-10 | 1998-12-01 | Lsi Logic Corporation | Method for creating and using design shells for integrated circuit designs |
US5920484A (en) * | 1996-12-02 | 1999-07-06 | Motorola Inc. | Method for generating a reduced order model of an electronic circuit |
US5878053A (en) * | 1997-06-09 | 1999-03-02 | Synopsys, Inc. | Hierarchial power network simulation and analysis tool for reliability testing of deep submicron IC designs |
US6072945A (en) * | 1997-06-26 | 2000-06-06 | Sun Microsystems Inc. | System for automated electromigration verification |
US6457159B1 (en) * | 1998-12-29 | 2002-09-24 | Cadence Design Systems, Inc. | Functional timing analysis for characterization of virtual component blocks |
-
2002
- 2002-06-10 IL IL15922402A patent/IL159224A0/en unknown
- 2002-06-10 EP EP02739817A patent/EP1407391A2/en not_active Withdrawn
- 2002-06-10 KR KR10-2003-7016097A patent/KR20040032109A/en not_active Application Discontinuation
- 2002-06-10 JP JP2003504290A patent/JP2005518002A/en active Pending
- 2002-06-10 WO PCT/US2002/018424 patent/WO2002101601A2/en active Application Filing
- 2002-06-10 CA CA002450143A patent/CA2450143A1/en not_active Abandoned
- 2002-06-10 CN CNA028152786A patent/CN1539113A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
KR20040032109A (en) | 2004-04-14 |
WO2002101601A3 (en) | 2003-12-11 |
WO2002101601A2 (en) | 2002-12-19 |
CN1539113A (en) | 2004-10-20 |
CA2450143A1 (en) | 2002-12-19 |
EP1407391A2 (en) | 2004-04-14 |
JP2005518002A (en) | 2005-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK1052564A1 (en) | Electronic transaction systems and methods therefor | |
AU2003247967A8 (en) | Interactive electronic commerce and message interchange system | |
AU8433901A (en) | An electronic publication and methods and components thereof | |
GB2379814B (en) | A mixer circuit arrangement and an image-reject mixer circuit arrangement | |
EP1039440A4 (en) | Display device and electronic device | |
EP1432483A4 (en) | Integrated display and input system | |
IL159224A0 (en) | Representing the design of a sub-module in a hierarchical integrated circuit design and analysis system | |
PL374282A1 (en) | Beta-amyloid peptide-binding proteins and polynucleotides encoding the same | |
TW539175U (en) | Keyboard unit having pop-up key-tops and electronic apparatus incorporating the keyboard unit | |
GB2377328B (en) | Integrated circuit having various operational modes and a method therefor | |
GB2364837B (en) | Mixed-signal circuitry and integrated circuit devices | |
IL154553A0 (en) | Urocortin-iii and uses thereof | |
SG101464A1 (en) | Electronic apparatus and external apparatus using the same | |
EP1187430B8 (en) | Apparatus cover case structure and electronic apparatus | |
HK1048687A1 (en) | Electronic transaction systems and methods therefor | |
GB2372014B (en) | Electronic display devices and methods | |
GB0328602D0 (en) | Interactive electronic publishing | |
AU2002312444A1 (en) | Representing the design of a sub-module in a hierarchical integrated circuit design and analysis system | |
GB2370703B (en) | Oscillator and electronic apparatus using the same | |
GB2375872B (en) | Electronic transaction systems and methods | |
GB2383207B (en) | Oscillator module and electronic apparatus using the same | |
HK1159880A1 (en) | Field unit and method implemented in a field unit | |
IL162463A0 (en) | Electronic interactive communication system and the method therefor | |
IT245468Y1 (en) | ELECTRONIC MENU IN FIVE LANGUAGES | |
CZ20012775A3 (en) | Optical-acoustical pointer and circuit arrangement thereof |