CN1464645A - Method for positioning up branch signal multi-frame and pointer - Google Patents

Method for positioning up branch signal multi-frame and pointer Download PDF

Info

Publication number
CN1464645A
CN1464645A CN02111985A CN02111985A CN1464645A CN 1464645 A CN1464645 A CN 1464645A CN 02111985 A CN02111985 A CN 02111985A CN 02111985 A CN02111985 A CN 02111985A CN 1464645 A CN1464645 A CN 1464645A
Authority
CN
China
Prior art keywords
frame
pointer
value
signal
former
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN02111985A
Other languages
Chinese (zh)
Other versions
CN1301599C (en
Inventor
于莉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Global Innovation Polymerization LLC
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CNB021119856A priority Critical patent/CN1301599C/en
Publication of CN1464645A publication Critical patent/CN1464645A/en
Application granted granted Critical
Publication of CN1301599C publication Critical patent/CN1301599C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Time-Division Multiplex Systems (AREA)

Abstract

A upper branch line signal multiframe and pointer positioning method comprising, delaying the output data of the cross-interaction matrix in relative to the input data for the length of one frame, determining the position of H4 byte of the multiframe structure and the position of TU pointer V1, V2, V3 and V4 according to the input frame heading, operation clock and SDH frame structure, modifying the value of H4, V1 and V2 in the data stream which includes, modifying the multiframe, modifying the position of the TU pointer and its value, modifying the corresponding data or information in the data stream to make the multiframe of the input signal in the time slot cross-interaction matrix consistent to the AU pointer.

Description

The method of last tributary signal multi-frame and pointer location
Technical field:
The present invention relates to the optical synchronization digital transmission system in the communication field, relate in particular to the location of the multi-frame and tributary unit group (Tributary Unit Group the is called for short TU) pointer of signal in the light synchronizing digital transmission equipment.
Background technology:
In the phototiming transmission equipment, the intersection of signal allotment part is very important, and the height of signal allotment ability is mainly by the wherein size decision of cross matrix.Wherein, if this equipment relate to PDH (Pseudo-synchronous Digital Hierarchy) (Plesiochronous Digital Hierarchy, be called for short PDH) signal about, then the cross section of signal just must comprise full intersection cross-interaction matrix of time division.
In the design of full intersection cross-interaction matrix of time division, require every group of signal that enters cross-interaction matrix of time division must satisfy two following conditions:
(a) signal that enters cross-interaction matrix of time division must have identical administrative unit groups (Administrative Unit Group is called for short AU) pointer, does not have the pointer adjustment of AU; And the fixed-site of frame head first byte behind the first row section overhead, only in this way, the intersection that could guarantee each TU signal is intersecting by row of standard.
(b) all signals that enter cross-interaction matrix of time division must have identical multi-frame position, could guarantee that like this signal that different directions enters can correctly intersect entirely.
Usually, before one group of signal enters cross-interaction matrix of time division, the following location of unloading with multi-frame that carry out the AU pointer earlier, the frame head of back, location output signal is consistent with the input header signal of cross-interaction matrix of time division.This mode is more suitable under the situation that input signal is imported from light mouth direction, also is the mode that generally adopts for a long time.But, but there is the difference on using for signal from PDH branch road direction input cross matrix.
Because down the signal of PDH branch road unloaded location with multi-frame through one-level AU pointer following before entering cross matrix, and become the signal of pointer locking.Synthetic in order to carry out branch road, the signal of last branch road should have identical AU pointer state with the signal of following branch road, that is: the signal of going up branch road also is the signal of AU pointer locking, has just delayed several clock cycle on phase place.Processing for this upward tributary signal enters cross-interaction matrix of time division has two kinds of traditional methods for designing.
First method: the signal of going up branch road carried out the AU pointer again before entering cross matrix following location of unloading with multi-frame.This method signal can occur through unloading first-in first-out (First-In First-Out under the two-stage AU pointer in the application of reality, abbreviation FIF0) situation, cause at present some is used, the aborted clock can appear and after, the situation that this FIF0 dysfunction can't be recovered.
Second method: will descend branch road after the time of 4 frames of delaying time again on the phase place, to send into cross matrix again and intersect from the signal of cross matrix output.The foundation of this method is: in the synchronous digital hierarchy frame structure of (Synchronous Digital Hierarchy is called for short SDH), four frame signals are formed a complete multi-frame; If so enter the signal of time slot cross matrix four frames of on phase place, just in time being separated by, just be in identical multi-frame position, can carry out normal time slot and intersect entirely.Because the output signal and the time-delay between the input signal of time slot cross chips itself have 275 19M clock cycle, if the signal exported from cross matrix of branch road 9445 (2430X4-275) individual 19M clock cycle just be equivalent to the delay time length of 4 frames of on phase place, delaying time again down.But it is too big to carry out so long time-delay spent logic in programmable logic array (FPGA) fast, with regard to the cost performance of present fpga chip and improper.
Summary of the invention:
Main purpose of the present invention provides a kind of method that multi-frame and the pointer of input signal located in the time slot cross matrix is used, make the multi-frame of input signal in the time slot cross matrix consistent by corresponding data of modification or information in data flow, avoid occurring in actual applications the situation that two-stage specific function FIF0 series connection is used with the AU pointer.
Another object of the present invention provide a kind of in the time slot cross matrix is used the method for multi-frame and the pointer location of input signal, only use less logic and just can finish above-mentioned function, the reduction logic expends.
The object of the present invention is achieved like this:
1, at first will be from the be separated by length of a frame of time-delay of the dateout of cross matrix and input data; Promptly be equivalent to enter cross matrix signal lag sent into the inlet of cross matrix after one frame again, make the position consistency of this signal AU pointer on phase place, and a frame after the position mistake of multi-frame.
2,, calculate the position of the position of H4 byte of decision multi-frame structure and TU pointer V1, V2, V3, V4 according to the definition of frame structure of input frame head, work clock and SDH.
3, according to following rule H4 in the data flow and V1, V2 numerical value are changed again, put forward former frame.Wherein, described modification comprises: to the change of multi-frame, and the modification of the modification of TU pointer position and TU pointer value;
When multi-frame is made amendment:
With H4 in the former data flow is that 00 position writes 01, is that 01 position writes 10 with H4, is that 10 position writes 11 with H4, is that 11 position writes 00 with H4.
When the TU pointer position is made amendment:
Former frame is put forward in the position of TU pointer.The position that is about to former V1 changes V2 into, changes the position of former V2 into V3, changes the position of former V3 into V4, changes the position of former V4 into V1.Because data net load itself is position change not, and the numerical value of V1, V2 is being indicated the position of data net load.So the position change of V1, V2 means the numerical value of TU pointer and also changes thereupon.
When the TU pointer value is revised:
If the configuration of TU11 is 104 because the length of a TU11 is the length of 26, one TU11 multi-frames.On handling, the numerical value of V1, V2 can be read, pointer value is added write new position after 26 again, if write again after amended pointer value more than or equal to 104, then subtracts 104 with pointer value;
If the configuration of TU12 is 140 because the length of a TU12 is the length of 35, one TU12 multi-frames.On handling, the numerical value of V1, V2 can be read, pointer value is added write new position after 35 again, if write again after amended pointer value more than or equal to 140, then subtracts 140 with pointer value.
Because last tributary signal is the pointer locking signal, does not have the pointer adjustment, V3, V4 do not do consideration.
The present invention has general significance in the design of the cross-interaction matrix of time division of SDH is used; Make the multi-frame of input signal in the time slot cross matrix consistent by corresponding data of modification or information in data flow, avoided occurring in actual applications the situation that two-stage specific function FIFO series connection is used with the AU pointer; Successfully solved when the signal of cross-interaction matrix of time division output re-enters same cross matrix the problem that multi-frame and AU pointer are reorientated.In addition, the present invention can only use less logic just can finish above-mentioned function, reduces logic and expends.
Description of drawings:
Fig. 1 is a flow chart of the present invention.
Fig. 2 is the SDH multi-frame structure of not time-delay and the sequential schematic diagram of the SDH multi-frame structure of time-delay one frame.
Fig. 3 is for adopting the time slot cross matrix functional module schematic diagram of multi-frame and TU pointer modified.
Embodiment:
The present invention is described in further detail below in conjunction with accompanying drawing and specific embodiment.
As shown in Figure 1, method of the present invention comprises following step at least:
Step 1: with the dateout of cross matrix with respect to the delay time length of a frame of input data;
Step 2: the position of calculating the position of decision multi-frame structure H4 byte and TU pointer V1, V2, V3, V4 according to the frame structure of input frame head, work clock and SDH;
Step 3: the numerical value of H4 and V1, V2 in the modification data flow, promptly put forward former frame, comprising: revise multi-frame, revise TU pointer position and numerical value.
As shown in Figure 2, delay time signal multi-frame behind the frame and TU pointer all with time-delay not before the signal mistake after a frame.Therefore, in order to have identical multi-frame position, just the multi-frame value of H4 must be revised as with time-delay is before not identical with time-delay signal before.Promptly must be that 00 position is rewritten as 01 with the H4 value, and and the like.
Because the value of H4 is determining the position of TU pointer V1, V2, V3, V4, that is: to appear at H4 be that the position change of H4 makes the position of V1, V2, V3, V4 change thereupon in 01 the frame to V1.The position of former V1 changes V2 into, and and the like.
Because the net load of VC3 and VC4 has been delayed a frame, payload position is constant, and the position change of V1, V2 just means the change of TU pointer value.
Referring to Fig. 3, from the unsteady signal of pointer of light mouth direction input,, carry out then unloading under the AU pointer and the multiframe alignment processing at first through unloading and multiframe alignment under the AU pointer, last input time slot cross matrix carries out time slot and intersects.From the signal of cross matrix output, a part outputs to optical path direction, and another part outputs to down the branch road direction.
Signal from last branch road direction input, at first entering branch road synthesis module and following tributary signal carries out branch road and synthesizes, enter the delay time processing of a frame of time delay module then, and then carry out multi-frame of the present invention and pointer and handle, after carrying out the relocation process of multi-frame and pointer, become other input signal pointers and the consistent signal of multi-frame with the time slot cross matrix, enter the time slot cross matrix again and intersect.
In sum, adopt the method for this multi-frame and the reorientation of TU pointer, can be correct finish will be from the requirement of the correct again input cross matrix of the signal of time slot cross matrix output.
It should be noted last that: above embodiment is the unrestricted technical scheme of the present invention in order to explanation only, although the present invention is had been described in detail with reference to the foregoing description, those of ordinary skill in the art is to be understood that: still can make amendment or be equal to replacement the present invention, and not breaking away from any modification or partial replacement of the spirit and scope of the present invention, it all should be encompassed in the middle of the claim scope of the present invention.

Claims (4)

1, a kind of method that goes up tributary signal multi-frame and pointer location, it is characterized in that: this method comprises following step at least:
Step 1: with the dateout of cross matrix with respect to the delay time length of a frame of input data;
Step 2: the position of calculating the position of decision multi-frame structure H4 byte and TU pointer V1, V2, V3, V4 according to the frame structure of input frame head, work clock and SDH;
Step 3: the numerical value of H4 and V1, V2 in the modification data flow, promptly put forward former frame, comprising: revise multi-frame, revise TU pointer position and numerical value.
2, the method that goes up tributary signal multi-frame and pointer location according to claim 1, it is characterized in that: the method for change multi-frame is as follows:
Step 31: with H4 in the former data flow is that 00 position changes 01 into, is that 01 position changes 10 into H4, is that 10 position changes 11 into H4, is that 11 position changes 00 into H4.
3, the method that goes up tributary signal multi-frame and pointer location according to claim 1, it is characterized in that: the method for change TU pointer position is as follows:
Step 32: change the position of former V1 into V2, change the position of former V2 into V3, change the position of former V3 into V4, change the position of former V4 into V1.
4, the method that goes up tributary signal multi-frame and pointer location according to claim 1, it is characterized in that: the method for change TU pointer value is as follows:
Step 33: the numerical value of V1, V2 is read, write new position again after pointer value being added the length value of this multi-frame configuration defined;
Step 34: when this TU pointer is TU11 when configuration, if amended pointer value writes after, then pointer value being deducted the length value 104 of this multi-frame more than or equal to the length value of whole multi-frame again; When this TU pointer is TU12 when configuration, if amended pointer value writes after, then pointer value being deducted the length value 140 of this multi-frame more than or equal to the length value of whole multi-frame again.
CNB021119856A 2002-06-04 2002-06-04 Method for positioning up branch signal multi-frame and pointer Expired - Lifetime CN1301599C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB021119856A CN1301599C (en) 2002-06-04 2002-06-04 Method for positioning up branch signal multi-frame and pointer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB021119856A CN1301599C (en) 2002-06-04 2002-06-04 Method for positioning up branch signal multi-frame and pointer

Publications (2)

Publication Number Publication Date
CN1464645A true CN1464645A (en) 2003-12-31
CN1301599C CN1301599C (en) 2007-02-21

Family

ID=29741984

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB021119856A Expired - Lifetime CN1301599C (en) 2002-06-04 2002-06-04 Method for positioning up branch signal multi-frame and pointer

Country Status (1)

Country Link
CN (1) CN1301599C (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1725677B (en) * 2004-07-20 2010-07-14 中兴通讯股份有限公司 Method of rearrangement of disordered virtual stage joint group
CN1905426B (en) * 2005-07-28 2010-07-14 中兴通讯股份有限公司 Method of light plate lower branch time slot time division optimizing configuration of SDH system
CN1728617B (en) * 2004-07-29 2010-08-18 中兴通讯股份有限公司 Method for increasing utilization ratio of cross-interaction matrix of time division
CN102014314A (en) * 2010-03-05 2011-04-13 柳州市达迪通信设备有限公司 A system suitable for AU/TU pointer generation control
CN1905425B (en) * 2005-07-28 2011-11-30 中兴通讯股份有限公司 Method of light plate-to-light plate time slot time division optimizing configaration of SDH system
CN102291195A (en) * 2011-03-30 2011-12-21 中兴通讯股份有限公司 Pointer processing method and circuit for administration unit and tributary unit
CN101179351B (en) * 2006-11-07 2012-05-09 中兴通讯股份有限公司 Dynamic allocation method for space/time division cross time slot resource of synchronous digital hierarchy equipment
CN101670297B (en) * 2008-09-11 2012-08-29 中国石油化工股份有限公司 Synthetic method of titanium silicalite material containing noble metal
CN105703869A (en) * 2014-11-24 2016-06-22 中兴通讯股份有限公司 Frame positioning method and device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103787931B (en) * 2012-10-29 2016-12-21 中国石油化工股份有限公司 A kind of method producing dimethyl sulfoxide

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1265424B1 (en) * 1993-12-22 1996-11-22 Alcatel Italia METHOD AND CIRUITAL ARRANGEMENT FOR IMPLEMENTING THE FUNCTION OF HPA IN THE SDH EQUIPMENT
JP3425046B2 (en) * 1996-11-29 2003-07-07 富士通株式会社 Receive pointer processing device
CN1093727C (en) * 1998-09-22 2002-10-30 华为技术有限公司 synchronous digital sequence space division cross connection equipment
CN1149794C (en) * 1999-07-27 2004-05-12 信息产业部武汉邮电科学研究院 Interfacing apparatus and method for adapting ethernet directly to physical channel

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1725677B (en) * 2004-07-20 2010-07-14 中兴通讯股份有限公司 Method of rearrangement of disordered virtual stage joint group
CN1728617B (en) * 2004-07-29 2010-08-18 中兴通讯股份有限公司 Method for increasing utilization ratio of cross-interaction matrix of time division
CN1905426B (en) * 2005-07-28 2010-07-14 中兴通讯股份有限公司 Method of light plate lower branch time slot time division optimizing configuration of SDH system
CN1905425B (en) * 2005-07-28 2011-11-30 中兴通讯股份有限公司 Method of light plate-to-light plate time slot time division optimizing configaration of SDH system
CN101179351B (en) * 2006-11-07 2012-05-09 中兴通讯股份有限公司 Dynamic allocation method for space/time division cross time slot resource of synchronous digital hierarchy equipment
CN101670297B (en) * 2008-09-11 2012-08-29 中国石油化工股份有限公司 Synthetic method of titanium silicalite material containing noble metal
CN102014314A (en) * 2010-03-05 2011-04-13 柳州市达迪通信设备有限公司 A system suitable for AU/TU pointer generation control
CN102014314B (en) * 2010-03-05 2013-06-19 柳州市达迪通信设备有限公司 System suitable for AU/TU pointer generation control in SDH
CN102291195A (en) * 2011-03-30 2011-12-21 中兴通讯股份有限公司 Pointer processing method and circuit for administration unit and tributary unit
CN105703869A (en) * 2014-11-24 2016-06-22 中兴通讯股份有限公司 Frame positioning method and device

Also Published As

Publication number Publication date
CN1301599C (en) 2007-02-21

Similar Documents

Publication Publication Date Title
EP0447461B1 (en) Virtual tributary cross connect switch and switch network utilizing the same
US5142529A (en) Method and means for transferring a data payload from a first SONET signal to a SONET signal of different frequency
CN1301599C (en) Method for positioning up branch signal multi-frame and pointer
US7177314B2 (en) Transmit virtual concatenation processor
US8155148B2 (en) Telecommunications transport methods and systems for the transparent mapping/demapping of client data signals
US5535219A (en) Sonet/SDH pointer calculation circuit
US5983365A (en) Frame processing unit with test mode, line termination module including such a frame processing unit, and method for testing such a frame processing unit
US7428249B2 (en) Pointer processing and path BIP-8 computation for large concatenated payloads
WO2012062093A1 (en) Data mapping method and device
CN1499776A (en) Method of flow-concourse and flow-distribution in multi speed rates synchronous digital network and device
CN1106093C (en) Apparatus and method for limiting jitter caused by pointer movement
US7013348B1 (en) Switch subtending in a synchronous transmission system
CN1838575A (en) Method for carrying out B3 byte regeneration after high capacity time-division crossing
CN1667985B (en) SDH/SONET non-loading plug-in method and apparatus
EP2334096A1 (en) Method and device for large capacity cross in optical channel data unit
CN1638283A (en) Single crystal vibrator digital phase-locked loop device realizing E1T1 debouncing
US6888826B1 (en) Pointer generator design that provides multiple outputs that can be synchronized to different clocks
CN1061193C (en) Method and device for double self-following frequency prediction to restore end branch clock
US7590154B2 (en) Sampled accumulation system and method for jitter attenuation
CN1567867A (en) A method for implementing service transmission in synchronous digital transmission network
CN1262082C (en) Synchronous digital multiplexer for on-frame multi plexing for multipath communication
CN1298117C (en) Cross-processing method for float pointer
CN112292848A (en) Video source expansion method, device and system and video source expander
CN101814966B (en) Method and device for configuring new pointer value in multi-frame cascade of cross chips
US8380871B1 (en) Efficient delayed overhead processing techniques

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20180705

Address after: California, USA

Patentee after: Global innovation polymerization limited liability company

Address before: 518057 Department of law, Zhongxing building, South Science and technology road, Nanshan District hi tech Industrial Park, Shenzhen

Patentee before: ZTE Corp.

CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20070221