CN1425157A - 双模式处理器 - Google Patents

双模式处理器 Download PDF

Info

Publication number
CN1425157A
CN1425157A CN00818611A CN00818611A CN1425157A CN 1425157 A CN1425157 A CN 1425157A CN 00818611 A CN00818611 A CN 00818611A CN 00818611 A CN00818611 A CN 00818611A CN 1425157 A CN1425157 A CN 1425157A
Authority
CN
China
Prior art keywords
processor
memory
circuit
data
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN00818611A
Other languages
English (en)
Chinese (zh)
Inventor
B·坎戴罗
E·J·史普朗克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Arris Technology Inc
Original Assignee
General Instrument Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Instrument Corp filed Critical General Instrument Corp
Publication of CN1425157A publication Critical patent/CN1425157A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/74—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information operating in dual or compartmented mode, i.e. at least one secure mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1433—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a module or a part of a module
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
    • G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/2105—Dual mode as a secondary aspect

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Multimedia (AREA)
  • Mathematical Physics (AREA)
  • Storage Device Security (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
CN00818611A 1999-12-23 2000-12-19 双模式处理器 Pending CN1425157A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US47175499A 1999-12-23 1999-12-23
US09/471,754 1999-12-23

Publications (1)

Publication Number Publication Date
CN1425157A true CN1425157A (zh) 2003-06-18

Family

ID=23872866

Family Applications (1)

Application Number Title Priority Date Filing Date
CN00818611A Pending CN1425157A (zh) 1999-12-23 2000-12-19 双模式处理器

Country Status (9)

Country Link
EP (1) EP1240583A2 (fr)
JP (1) JP2003518287A (fr)
KR (1) KR20020091061A (fr)
CN (1) CN1425157A (fr)
AU (1) AU2278601A (fr)
CA (1) CA2395645A1 (fr)
MX (1) MXPA02006214A (fr)
TW (1) TW541466B (fr)
WO (1) WO2001046800A2 (fr)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100341361C (zh) * 2004-06-16 2007-10-03 乐金电子(中国)研究开发中心有限公司 一种具备双重操作系统的移动通信终端
CN100433570C (zh) * 2005-01-27 2008-11-12 乐金电子(中国)研究开发中心有限公司 利用具有多重调制解调器的终端处理多重任务的方法
CN101707664A (zh) * 2009-10-30 2010-05-12 深圳创维数字技术股份有限公司 一种机顶盒安全运行方法
CN1886712B (zh) * 2003-11-28 2010-09-08 松下电器产业株式会社 数据处理装置
CN101533442B (zh) * 2008-05-24 2011-11-30 威盛电子股份有限公司 提供安全执行环境的微处理器及其执行安全编码的方法
CN101064886B (zh) * 2006-04-28 2012-12-12 朗迅科技公司 无线设备和通过无线设备传送数据的方法
CN101477601B (zh) * 2008-01-02 2013-04-17 Arm有限公司 给非安全应用提供安全业务
CN103559460A (zh) * 2013-11-06 2014-02-05 深圳国微技术有限公司 一种条件接收卡cam及数据处理方法
CN104268027A (zh) * 2014-09-22 2015-01-07 北京经纬恒润科技有限公司 嵌入式实时操作系统的故障处理方法和装置
CN105701420A (zh) * 2016-02-23 2016-06-22 深圳市金立通信设备有限公司 一种用户数据的管理方法及终端
CN107944298A (zh) * 2012-08-21 2018-04-20 联想(北京)有限公司 一种电子设备及应用于电子设备的模式切换方法

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1331539B1 (fr) * 2002-01-16 2016-09-28 Texas Instruments France Mode protégé pour procésseurs permettre l'utilisation d'unités de gestion de mémoire et d'interruptions
GB2396712B (en) 2002-11-18 2005-12-07 Advanced Risc Mach Ltd Handling multiple interrupts in a data processing system utilising multiple operating systems
GB0226874D0 (en) 2002-11-18 2002-12-24 Advanced Risc Mach Ltd Switching between secure and non-secure processing modes
WO2004046925A1 (fr) 2002-11-18 2004-06-03 Arm Limited Commutation de mode de securite via un vecteur d'exception
WO2004046738A2 (fr) * 2002-11-18 2004-06-03 Arm Limited Mise en correspondance d'adresses de memoire virtuelle vers des adresses de memoire physique dans un systeme possedant un domaine securise et un domaine non securise
GB0226906D0 (en) * 2002-11-18 2002-12-24 Advanced Risc Mach Ltd Virtual to physical memory address mapping within a system having a secure domain and a non-secure domain
US7370210B2 (en) 2002-11-18 2008-05-06 Arm Limited Apparatus and method for managing processor configuration data
WO2004046924A1 (fr) * 2002-11-18 2004-06-03 Arm Limited Processeur commutant entre des modes securise et non securise
US7539853B2 (en) 2002-11-18 2009-05-26 Arm Limited Handling interrupts in data processing of data in which only a portion of a function has been processed
GB2396451B (en) 2002-11-18 2005-12-07 Advanced Risc Mach Ltd Delivering data processing requests to a suspended operating system
US9158574B2 (en) 2002-11-18 2015-10-13 Arm Limited Handling interrupts in data processing
US20100017627A1 (en) 2003-02-07 2010-01-21 Broadon Communications Corp. Ensuring authenticity in a closed content distribution system
US7322042B2 (en) * 2003-02-07 2008-01-22 Broadon Communications Corp. Secure and backward-compatible processor and secure software execution thereon
DE602004001869T2 (de) 2003-03-20 2007-05-03 Arm Ltd., Cherry Hinton Fehlererkennung und fehlerbehebung für systematische und zufällige fehler innerhalb einer verarbeitungsstufe einer integrierten schaltung
US7278080B2 (en) 2003-03-20 2007-10-02 Arm Limited Error detection and recovery within processing stages of an integrated circuit
EP1604371B1 (fr) 2003-03-20 2006-07-26 ARM Limited Systeme de memoire a mecanismes de lecture de donnees rapide et lente
US8650470B2 (en) 2003-03-20 2014-02-11 Arm Limited Error recovery within integrated circuit
US8185812B2 (en) 2003-03-20 2012-05-22 Arm Limited Single event upset error detection within an integrated circuit
FR2872933B1 (fr) * 2004-07-06 2008-01-25 Trusted Logic Sa Procede de partage de temps d'un processeur
FR2884628A1 (fr) * 2005-04-18 2006-10-20 St Microelectronics Sa Procede de traitement d'interruptions non securisees par un processeur operant dans le mode securise, processeur associe.
WO2006120367A1 (fr) * 2005-05-11 2006-11-16 Arm Limited Appareil et procede de traitement de donnees employant plusieurs ensembles de registres
KR100709385B1 (ko) * 2006-07-19 2007-04-24 주식회사 케이 썸 씨앤 에프 컴퓨터 시스템
US7882318B2 (en) * 2006-09-29 2011-02-01 Intel Corporation Tamper protection of software agents operating in a vitual technology environment methods and apparatuses
WO2009031573A1 (fr) * 2007-09-07 2009-03-12 Nec Corporation Appareil de traitement d'informations, procédé de transition d'état de processeur, appareil de commande de transition d'état de processeur, et processeur
US8756391B2 (en) * 2009-05-22 2014-06-17 Raytheon Company Multi-level security computing system
GB2543096A (en) * 2015-10-09 2017-04-12 Secure Thingz Ltd Data Processing Device
JP7280600B2 (ja) * 2019-04-23 2023-05-24 株式会社エルイーテック プロセッサ
US11569994B2 (en) 2021-06-24 2023-01-31 Intel Corporation Accelerating multiple post-quantum cryptograhy key encapsulation mechanisms

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69532434T2 (de) * 1994-10-27 2004-11-11 Mitsubishi Corp. Gerät für Dateiurheberrechte-Verwaltungssystem

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1886712B (zh) * 2003-11-28 2010-09-08 松下电器产业株式会社 数据处理装置
CN100341361C (zh) * 2004-06-16 2007-10-03 乐金电子(中国)研究开发中心有限公司 一种具备双重操作系统的移动通信终端
CN100433570C (zh) * 2005-01-27 2008-11-12 乐金电子(中国)研究开发中心有限公司 利用具有多重调制解调器的终端处理多重任务的方法
CN101064886B (zh) * 2006-04-28 2012-12-12 朗迅科技公司 无线设备和通过无线设备传送数据的方法
CN101477601B (zh) * 2008-01-02 2013-04-17 Arm有限公司 给非安全应用提供安全业务
CN101533442B (zh) * 2008-05-24 2011-11-30 威盛电子股份有限公司 提供安全执行环境的微处理器及其执行安全编码的方法
CN101533448B (zh) * 2008-05-24 2012-05-23 威盛电子股份有限公司 提供安全执行环境的微处理器及其执行安全编码的方法
CN101707664B (zh) * 2009-10-30 2013-03-06 深圳创维数字技术股份有限公司 一种机顶盒安全运行方法
CN101707664A (zh) * 2009-10-30 2010-05-12 深圳创维数字技术股份有限公司 一种机顶盒安全运行方法
CN107944298A (zh) * 2012-08-21 2018-04-20 联想(北京)有限公司 一种电子设备及应用于电子设备的模式切换方法
CN103559460A (zh) * 2013-11-06 2014-02-05 深圳国微技术有限公司 一种条件接收卡cam及数据处理方法
CN103559460B (zh) * 2013-11-06 2016-06-08 深圳国微技术有限公司 一种条件接收卡cam及数据处理方法
CN104268027A (zh) * 2014-09-22 2015-01-07 北京经纬恒润科技有限公司 嵌入式实时操作系统的故障处理方法和装置
CN104268027B (zh) * 2014-09-22 2017-09-29 北京经纬恒润科技有限公司 嵌入式实时操作系统的故障处理方法和装置
CN105701420A (zh) * 2016-02-23 2016-06-22 深圳市金立通信设备有限公司 一种用户数据的管理方法及终端
CN105701420B (zh) * 2016-02-23 2019-05-14 深圳市金立通信设备有限公司 一种用户数据的管理方法及终端

Also Published As

Publication number Publication date
KR20020091061A (ko) 2002-12-05
CA2395645A1 (fr) 2001-06-28
WO2001046800A3 (fr) 2002-07-25
AU2278601A (en) 2001-07-03
MXPA02006214A (es) 2003-01-28
JP2003518287A (ja) 2003-06-03
EP1240583A2 (fr) 2002-09-18
WO2001046800A2 (fr) 2001-06-28
TW541466B (en) 2003-07-11

Similar Documents

Publication Publication Date Title
CN1425157A (zh) 双模式处理器
CN1302400C (zh) 虚拟pci设备装置和方法
Montz et al. Scout: A communications-oriented operating system
US5410649A (en) Imaging computer system and network
US5696913A (en) Unique processor identifier in a multi-processing system having plural memories with a unified address space corresponding to each processor
US5809288A (en) Synchronized MIMD multi-processing system and method inhibiting instruction fetch on memory access stall
US5768609A (en) Reduced area of crossbar and method of operation
US5226125A (en) Switch matrix having integrated crosspoint logic and method of operation
US9069488B2 (en) Electronic devices
US5239654A (en) Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode
US5522083A (en) Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining processors
US6948050B1 (en) Single integrated circuit embodying a dual heterogenous processors with separate instruction handling hardware
CN1088216C (zh) 加载在mca适配卡上的pci扩展卡的配置和ram/rom控制
US8477946B2 (en) Method and apparatus for protecting encryption keys in a logically partitioned computer system environment
US7730544B2 (en) Privileged execution context restricting use of hardware resources by other execution contexts
CN1285033C (zh) 包含可进入安全执行模式的处理器的计算机系统及其初始化方法
US20220156084A1 (en) Processor architecture with micro-threading control by hardware-accelerated kernel thread
Xie et al. Tianhe-1a interconnect and message-passing services
US8607035B2 (en) Multi-core processing utilizing prioritized interrupts for optimization
JPH10228458A (ja) 構成可能なハードウエア・システム・ドメインを有するマルチプロセッサ・コンピュータ
CA2367039A1 (fr) Commande et communication interflux pour processeurs numeriques multi-flux
CN1279785A (zh) 采用多端口存储器的智能数据总线接口
CN1089740A (zh) 多任务处理低功率控制器
WO2006082989A2 (fr) Systeme et procede de gestion d'interruptions
CN1399743A (zh) 高速缓存系统和数字信号处理器结构

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication