CN1326050C - 用于操作具有内部数据高速缓存器的cpu的方法 - Google Patents
用于操作具有内部数据高速缓存器的cpu的方法 Download PDFInfo
- Publication number
- CN1326050C CN1326050C CNB028293541A CN02829354A CN1326050C CN 1326050 C CN1326050 C CN 1326050C CN B028293541 A CNB028293541 A CN B028293541A CN 02829354 A CN02829354 A CN 02829354A CN 1326050 C CN1326050 C CN 1326050C
- Authority
- CN
- China
- Prior art keywords
- data
- external memory
- cpu
- processor
- data cache
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 18
- 230000005055 memory storage Effects 0.000 claims description 29
- 230000005540 biological transmission Effects 0.000 claims 1
- 238000012545 processing Methods 0.000 abstract description 13
- 238000013507 mapping Methods 0.000 description 3
- 238000013500 data storage Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0638—Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (4)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/SG2002/000176 WO2004023312A1 (en) | 2002-08-05 | 2002-08-05 | Methods for operating a cpu having an internal data cache |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1639693A CN1639693A (zh) | 2005-07-13 |
CN1326050C true CN1326050C (zh) | 2007-07-11 |
Family
ID=31974281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB028293541A Expired - Fee Related CN1326050C (zh) | 2002-08-05 | 2002-08-05 | 用于操作具有内部数据高速缓存器的cpu的方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7676631B2 (zh) |
CN (1) | CN1326050C (zh) |
WO (1) | WO2004023312A1 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8103862B2 (en) * | 2008-06-25 | 2012-01-24 | Dell Products L.P. | Self test initialization |
CN103294613B (zh) * | 2013-06-28 | 2016-02-24 | 曙光信息产业(北京)有限公司 | 存储器的访问方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0535537A2 (en) * | 1991-09-30 | 1993-04-07 | Kabushiki Kaisha Toshiba | Computer system with a cache memory |
EP0661641A2 (en) * | 1993-12-30 | 1995-07-05 | International Business Machines Corporation | A computer system |
US5692149A (en) * | 1995-03-16 | 1997-11-25 | Samsung Electronics Co., Ltd. | Block replacement method in cache only memory architecture multiprocessor |
US6249851B1 (en) * | 1998-08-25 | 2001-06-19 | Stmicroelectronics, Inc. | Computer system having non-blocking cache and pipelined bus interface unit |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2967707D1 (de) | 1978-08-12 | 1992-11-05 | Square D Co | Speichersystem fuer programmierbare anzeigevorrichtung. |
US5157780A (en) * | 1990-06-12 | 1992-10-20 | Advanced Micro Devices, Inc. | Master-slave checking system |
US5809531A (en) * | 1992-09-21 | 1998-09-15 | Intel Corporation | Computer system for executing programs using an internal cache without accessing external RAM |
JPH06137162A (ja) * | 1992-10-21 | 1994-05-17 | Sanshin Ind Co Ltd | 船外機のエンジン |
US5829038A (en) * | 1996-06-20 | 1998-10-27 | Intel Corporation | Backward inquiry to lower level caches prior to the eviction of a modified line from a higher level cache in a microprocessor hierarchical cache structure |
US6216224B1 (en) | 1998-06-05 | 2001-04-10 | Micron Technology Inc. | Method for read only memory shadowing |
-
2002
- 2002-08-05 US US10/523,517 patent/US7676631B2/en not_active Expired - Lifetime
- 2002-08-05 CN CNB028293541A patent/CN1326050C/zh not_active Expired - Fee Related
- 2002-08-05 WO PCT/SG2002/000176 patent/WO2004023312A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0535537A2 (en) * | 1991-09-30 | 1993-04-07 | Kabushiki Kaisha Toshiba | Computer system with a cache memory |
EP0661641A2 (en) * | 1993-12-30 | 1995-07-05 | International Business Machines Corporation | A computer system |
US5692149A (en) * | 1995-03-16 | 1997-11-25 | Samsung Electronics Co., Ltd. | Block replacement method in cache only memory architecture multiprocessor |
US6249851B1 (en) * | 1998-08-25 | 2001-06-19 | Stmicroelectronics, Inc. | Computer system having non-blocking cache and pipelined bus interface unit |
Also Published As
Publication number | Publication date |
---|---|
CN1639693A (zh) | 2005-07-13 |
US7676631B2 (en) | 2010-03-09 |
US20050235111A1 (en) | 2005-10-20 |
WO2004023312A1 (en) | 2004-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7937523B2 (en) | Memory system with nonvolatile semiconductor memory | |
US4080651A (en) | Memory control processor | |
US5271453A (en) | System and method for controlling air conditioner | |
US7814264B2 (en) | Memory card, semiconductor device, and method of controlling semiconductor memory | |
EP0847001A2 (en) | Method and arrangement for allowing a computer to communicate with a data storage device | |
US20050172068A1 (en) | Memory card and semiconductor device | |
EP0806005B1 (en) | Method and arrangement for operating a mass memory storage peripheral computer device connected to a host computer | |
US6456390B1 (en) | Image processing device, image processing method and recording medium | |
US20090276575A1 (en) | Information processing apparatus and compiling method | |
US6397317B1 (en) | Data processing method and apparatus having address conversion | |
US8312216B2 (en) | Data processing apparatus and data processing method | |
CN1326050C (zh) | 用于操作具有内部数据高速缓存器的cpu的方法 | |
US6862675B1 (en) | Microprocessor and device including memory units with different physical addresses | |
JPH0776932B2 (ja) | デ−タ伝送方式 | |
US20200104060A1 (en) | Memory device and memory system for direct communication between the memory devices | |
JP5103823B2 (ja) | 情報処理装置および入出力要求制御方法 | |
JP2004288147A (ja) | シリアルメモリに対するxipシステム及びその方法 | |
JPS592058B2 (ja) | 記憶装置 | |
US5933856A (en) | System and method for processing of memory data and communication system comprising such system | |
US6085297A (en) | Single-chip memory system including buffer | |
US6223241B1 (en) | Sharing of the indirect addressing of the registers of a peripheral dedicated to emulation | |
JP2001273014A (ja) | プログラマブルコントローラ | |
JPH07175661A (ja) | ユーザプログラムロード方式 | |
US6317857B1 (en) | System and method for utilizing checksums to recover data | |
JP2964504B2 (ja) | 文書処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS AB Free format text: FORMER OWNER: INFINEON TECHNOLOGIES AG Effective date: 20110415 Owner name: LANTIQ DEUTSCHLAND GMBH Free format text: FORMER OWNER: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS AB Effective date: 20110415 |
|
C41 | Transfer of patent application or patent right or utility model | ||
C56 | Change in the name or address of the patentee |
Owner name: INFINEON TECHNOLOGIES AG Free format text: FORMER NAME: INFINEON TECHNOLOGY AG |
|
CP03 | Change of name, title or address |
Address after: German Neubiberg Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: Infineon Technologies AG |
|
TR01 | Transfer of patent right |
Effective date of registration: 20110415 Address after: German Neubiberg Patentee after: Lantiq Deutschland GmbH Address before: German Neubiberg Patentee before: Infineon Technologies Wireless Solutions Ltd. Effective date of registration: 20110415 Address after: German Neubiberg Patentee after: Infineon Technologies Wireless Solutions Ltd. Address before: German Neubiberg Patentee before: Infineon Technologies AG |
|
TR01 | Transfer of patent right |
Effective date of registration: 20180507 Address after: German Neubiberg Patentee after: LANTIQ BETEILIGUNGS GmbH & Co.KG Address before: German Neubiberg Patentee before: Lantiq Deutschland GmbH |
|
TR01 | Transfer of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070711 Termination date: 20180805 |
|
CF01 | Termination of patent right due to non-payment of annual fee |