CN1321269A - 用于压缩定点格式的信号而不引入偏差的方法和设备 - Google Patents

用于压缩定点格式的信号而不引入偏差的方法和设备 Download PDF

Info

Publication number
CN1321269A
CN1321269A CN99811666A CN99811666A CN1321269A CN 1321269 A CN1321269 A CN 1321269A CN 99811666 A CN99811666 A CN 99811666A CN 99811666 A CN99811666 A CN 99811666A CN 1321269 A CN1321269 A CN 1321269A
Authority
CN
China
Prior art keywords
signal
bit
output
equal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN99811666A
Other languages
English (en)
Chinese (zh)
Inventor
C·C·里德尔
J·A·莱文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN1321269A publication Critical patent/CN1321269A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49952—Sticky bit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49963—Rounding to nearest

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
CN99811666A 1998-08-14 1999-08-13 用于压缩定点格式的信号而不引入偏差的方法和设备 Pending CN1321269A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/134,248 US6148317A (en) 1998-08-14 1998-08-14 Method and apparatus for compressing signals in a fixed point format without introducing a bias
US09/134,248 1998-08-14

Publications (1)

Publication Number Publication Date
CN1321269A true CN1321269A (zh) 2001-11-07

Family

ID=22462453

Family Applications (1)

Application Number Title Priority Date Filing Date
CN99811666A Pending CN1321269A (zh) 1998-08-14 1999-08-13 用于压缩定点格式的信号而不引入偏差的方法和设备

Country Status (11)

Country Link
US (1) US6148317A (enExample)
EP (1) EP1110325B1 (enExample)
JP (1) JP4354648B2 (enExample)
KR (1) KR20010072504A (enExample)
CN (1) CN1321269A (enExample)
AT (1) ATE270009T1 (enExample)
AU (1) AU767325B2 (enExample)
CA (1) CA2340421A1 (enExample)
DE (1) DE69918313T2 (enExample)
RU (1) RU2233024C2 (enExample)
WO (1) WO2000010253A2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6243728B1 (en) * 1999-07-12 2001-06-05 Sony Corporation Of Japan Partitioned shift right logic circuit having rounding support
GB0031771D0 (en) * 2000-12-29 2001-02-07 Lsi Logic Corp Bit reduction using dither,rounding and error feedback
JP3755602B2 (ja) * 2003-03-04 2006-03-15 ソニー株式会社 信号処理装置、信用処理装置用プログラム、信号処理装置用プログラムを記録した記録媒体、及び信号処理方法
US8301803B2 (en) 2009-10-23 2012-10-30 Samplify Systems, Inc. Block floating point compression of signal data

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3199371B2 (ja) * 1990-07-30 2001-08-20 松下電器産業株式会社 丸め装置
EP0511971A4 (en) * 1990-11-09 1993-08-11 Adaptive Solutions, Inc. Unbiased bit disposal apparatus and method
US5214598A (en) * 1990-11-09 1993-05-25 Adaptive Solutions, Inc. Unbiased bit disposal apparatus and method
EP0670096A4 (en) * 1992-11-16 1996-03-27 Multimedia Systems Corp METHOD FOR PRODUCING AND TRANSMITTING IMPROVED INTERACTIVE MULTIMEDIA INFORMATION.
US5491516A (en) * 1993-01-14 1996-02-13 Rca Thomson Licensing Corporation Field elimination apparatus for a video compression/decompression system
TW224553B (en) * 1993-03-01 1994-06-01 Sony Co Ltd Method and apparatus for inverse discrete consine transform and coding/decoding of moving picture
US5424967A (en) * 1993-11-29 1995-06-13 Hewlett-Packard Company Shift and rounding circuit and method
US5594660A (en) * 1994-09-30 1997-01-14 Cirrus Logic, Inc. Programmable audio-video synchronization method and apparatus for multimedia systems
US5696710A (en) * 1995-12-29 1997-12-09 Thomson Consumer Electronics, Inc. Apparatus for symmetrically reducing N least significant bits of an M-bit digital signal

Also Published As

Publication number Publication date
KR20010072504A (ko) 2001-07-31
JP2002523913A (ja) 2002-07-30
US6148317A (en) 2000-11-14
WO2000010253A3 (en) 2000-05-18
JP4354648B2 (ja) 2009-10-28
AU5486699A (en) 2000-03-06
DE69918313T2 (de) 2005-09-29
ATE270009T1 (de) 2004-07-15
AU767325B2 (en) 2003-11-06
RU2233024C2 (ru) 2004-07-20
EP1110325A2 (en) 2001-06-27
DE69918313D1 (de) 2004-07-29
WO2000010253A2 (en) 2000-02-24
EP1110325B1 (en) 2004-06-23
CA2340421A1 (en) 2000-02-24

Similar Documents

Publication Publication Date Title
US7685214B2 (en) Order-preserving encoding formats of floating-point decimal numbers for efficient value comparison
CN111262588B (zh) 数据压缩和存储
CN1309174C (zh) 基于lz1算法的数据压缩的方法和装置
JPH0253329A (ja) 圧縮符号化方法及び復号方法
CN112527754A (zh) 基于按位变长存储的数值型数据压缩方法及系统
CN105791828B (zh) 二进制算术编码器及其编码方法
US10089073B2 (en) Method and apparatus for converting from integer to floating point representation
Jiang et al. A rolling hash algorithm and the implementation to LZ4 data compression
US6252992B1 (en) Variable length coding
CN114866091A (zh) 基于划分组参考数的差值编码压缩及解压缩方法
CN1321269A (zh) 用于压缩定点格式的信号而不引入偏差的方法和设备
US12307217B1 (en) Dynamic adjustment of floating point exponent bias for exponent compression
Boo et al. A VLSI architecture for arithmetic coding of multilevel images
US8185572B2 (en) Data correction circuit
US20190004769A1 (en) High-speed, low-latency, and high accuracy accumulation circuits of floating-point numbers
CN115511045A (zh) 部分和压缩
US5886911A (en) Fast calculation method and its hardware apparatus using a linear interpolation operation
GB2621136A (en) Floating point number decoder
HK1038414A (en) A method and apparatus for compressing signals in a fixed point format without introducing a bias
US7277909B2 (en) High speed adder
US6044391A (en) Method of generating the sticky-bit from the input operands
US20240036824A1 (en) Methods and systems employing enhanced block floating point numbers
US6384748B1 (en) Method of encoding numeric data and manipulating the same
KR200222599Y1 (ko) 부동소숫점형식정규화기
CN117331532A (zh) 累加并行计数器以及集成电路装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication
REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1038414

Country of ref document: HK