CN1231844C - 控制对sdram的连续访问的电路 - Google Patents

控制对sdram的连续访问的电路 Download PDF

Info

Publication number
CN1231844C
CN1231844C CN03123280.9A CN03123280A CN1231844C CN 1231844 C CN1231844 C CN 1231844C CN 03123280 A CN03123280 A CN 03123280A CN 1231844 C CN1231844 C CN 1231844C
Authority
CN
China
Prior art keywords
dma
signal
requires
triggering
sdram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN03123280.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN1462946A (zh
Inventor
黑沼明
田中壮平
绵谷雅文
中山亨
胜拓二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of CN1462946A publication Critical patent/CN1462946A/zh
Application granted granted Critical
Publication of CN1231844C publication Critical patent/CN1231844C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
  • Dram (AREA)
CN03123280.9A 2002-04-25 2003-04-25 控制对sdram的连续访问的电路 Expired - Fee Related CN1231844C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP123811/2002 2002-04-25
JP2002123811A JP4054598B2 (ja) 2002-04-25 2002-04-25 メモリ制御回路、ｄｍａ要求ブロック及びメモリアクセスシステム

Publications (2)

Publication Number Publication Date
CN1462946A CN1462946A (zh) 2003-12-24
CN1231844C true CN1231844C (zh) 2005-12-14

Family

ID=29243698

Family Applications (1)

Application Number Title Priority Date Filing Date
CN03123280.9A Expired - Fee Related CN1231844C (zh) 2002-04-25 2003-04-25 控制对sdram的连续访问的电路

Country Status (3)

Country Link
US (1) US6859848B2 (enExample)
JP (1) JP4054598B2 (enExample)
CN (1) CN1231844C (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7107365B1 (en) * 2002-06-25 2006-09-12 Cypress Semiconductor Corp. Early detection and grant, an arbitration scheme for single transfers on AMBA advanced high-performance bus
US7899957B1 (en) * 2003-12-30 2011-03-01 Altera Corporation Memory controller having a buffer for providing beginning and end data
JP4882006B2 (ja) * 2007-01-05 2012-02-22 プロトン ワールド インターナショナル エヌ．ヴィ． 電子回路のリソースへのアクセス制限
JP5064336B2 (ja) * 2008-09-12 2012-10-31 株式会社リコー 画像形成システムおよびプログラム
KR101989860B1 (ko) 2012-12-21 2019-06-17 에스케이하이닉스 주식회사 메모리 컨트롤러 및 이를 포함하는 메모리 시스템
JP6210018B2 (ja) * 2014-04-25 2017-10-11 株式会社オートネットワーク技術研究所 スイッチのオン／オフ制御方法及びスイッチ回路
JP6316143B2 (ja) * 2014-08-22 2018-04-25 ルネサスエレクトロニクス株式会社 半導体装置、メモリアクセス制御方法、及び半導体装置システム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10133998A (ja) 1996-11-05 1998-05-22 Canon Inc データ処理方法とその方法を用いた記録装置
US6366989B1 (en) * 1998-09-17 2002-04-02 Sun Microsystems, Inc. Programmable memory controller
JP3976927B2 (ja) 1999-01-25 2007-09-19 キヤノン株式会社 バス制御装置
US6622203B2 (en) * 2001-05-29 2003-09-16 Agilent Technologies, Inc. Embedded memory access method and system for application specific integrated circuits

Also Published As

Publication number Publication date
US6859848B2 (en) 2005-02-22
JP4054598B2 (ja) 2008-02-27
US20030204651A1 (en) 2003-10-30
JP2003316642A (ja) 2003-11-07
CN1462946A (zh) 2003-12-24

Similar Documents

Publication Publication Date Title
CN1088215C (zh) 不按顺序执行读写指令的存储器控制器
CN1241753A (zh) 半导体集成电路和数据处理系统
CN1098525C (zh) 仅当按正常顺序施加命令时才启动其内部电路的同步半导体存储器
CN1060730A (zh) 动态存储系统中动态调定各时标用的数据处理设备
CN101075482A (zh) 半导体存储器及其测试方法
CN1338076A (zh) 具有可编程等待状态的微处理设备
KR101624153B1 (ko) 데이터 공간 아비터
CN1231844C (zh) 控制对sdram的连续访问的电路
CN107257964B (zh) Dram电路、计算机系统和访问dram电路的方法
CN1136582C (zh) 内部电路定时的外调节电路及其方法
CN1574081A (zh) 半导体存储装置及半导体集成电路装置
CN1821971A (zh) 半导体存储设备和伪sram
CN1629980A (zh) 用于降低地址存取时间的半导体存储设备
JP2011081553A (ja) 情報処理装置及びその制御方法
CN1040104A (zh) 用于双母线微机系统的延迟高速存贮器写操作启动电路
CN101034588A (zh) 半导体存储器、存储系统和半导体存储器的操作方法
JP2001282704A (ja) データ処理装置及びデータ処理方法とデータ処理システム
CN100346422C (zh) 半导体存储器件及其控制和测试方法
JP3956698B2 (ja) メモリ制御装置
JP3738314B2 (ja) 複数のデータ経路を有するメイン・メモリ・システム
CN1181433C (zh) 提升总线效率的管路式sdram存储器控制器与控制方法
JPH01243147A (ja) バッファ記憶装置
CN100410898C (zh) 与填写中的快取线平行使用的可存取缓冲区及其控制方法
JPH11353874A (ja) 同期型ｄｒａｍのアクセス方法、インタフェース回路、及び、半導体集積回路装置
JP2004078396A (ja) メモリ装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20051214

Termination date: 20190425

CF01 Termination of patent right due to non-payment of annual fee