CN1230740C - 数字信号处理装置 - Google Patents
数字信号处理装置 Download PDFInfo
- Publication number
- CN1230740C CN1230740C CNB018050301A CN01805030A CN1230740C CN 1230740 C CN1230740 C CN 1230740C CN B018050301 A CNB018050301 A CN B018050301A CN 01805030 A CN01805030 A CN 01805030A CN 1230740 C CN1230740 C CN 1230740C
- Authority
- CN
- China
- Prior art keywords
- hardware resource
- instruction set
- fifo buffer
- functional unit
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 title claims abstract description 26
- 238000000034 method Methods 0.000 claims abstract description 30
- 230000008569 process Effects 0.000 claims description 13
- 230000004044 response Effects 0.000 claims description 6
- 238000003860 storage Methods 0.000 claims description 6
- 238000001514 detection method Methods 0.000 claims description 3
- 230000010076 replication Effects 0.000 claims 1
- 230000015654 memory Effects 0.000 description 40
- 238000010586 diagram Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000004321 preservation Methods 0.000 description 4
- 238000012360 testing method Methods 0.000 description 4
- 238000013507 mapping Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 230000006399 behavior Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 208000019901 Anxiety disease Diseases 0.000 description 1
- 230000036506 anxiety Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000003066 decision tree Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000007710 freezing Methods 0.000 description 1
- 230000008014 freezing Effects 0.000 description 1
- 230000004927 fusion Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000003449 preventive effect Effects 0.000 description 1
- 230000007420 reactivation Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 238000010257 thawing Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30105—Register structure
- G06F9/30116—Shadow registers, e.g. coupled registers, not forming part of the register space
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3858—Result writeback, i.e. updating the architectural state or memory
- G06F9/38585—Result writeback, i.e. updating the architectural state or memory with result invalidation, e.g. nullification
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
- G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/461—Saving or restoring of program or task context
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Multi Processors (AREA)
- Complex Calculations (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Communication Control (AREA)
- Mobile Radio Communication Systems (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00203591.3 | 2000-10-18 | ||
EP00203591 | 2000-10-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1494677A CN1494677A (zh) | 2004-05-05 |
CN1230740C true CN1230740C (zh) | 2005-12-07 |
Family
ID=8172144
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB018050301A Expired - Fee Related CN1230740C (zh) | 2000-10-18 | 2001-10-10 | 数字信号处理装置 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7082518B2 (zh) |
EP (1) | EP1368732B1 (zh) |
JP (1) | JP3801987B2 (zh) |
KR (1) | KR100852563B1 (zh) |
CN (1) | CN1230740C (zh) |
AT (1) | ATE384992T1 (zh) |
DE (1) | DE60132633T2 (zh) |
WO (1) | WO2002033570A2 (zh) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001022600A (ja) * | 1999-07-06 | 2001-01-26 | Matsushita Electric Ind Co Ltd | ディジタル信号処理装置 |
WO2004023314A2 (en) | 2002-09-03 | 2004-03-18 | Koninklijke Philips Electronics N.V. | Method and apparatus for handling nested interrupts |
US7493478B2 (en) | 2002-12-05 | 2009-02-17 | International Business Machines Corporation | Enhanced processor virtualization mechanism via saving and restoring soft processor/system states |
US20070074013A1 (en) * | 2003-08-25 | 2007-03-29 | Lonnie Goff | Dynamic retention of hardware register content in a computer system |
DE60321010D1 (de) * | 2003-11-26 | 2008-06-26 | Texas Instruments Inc | Scan-testbarer FIFO-Speicher |
JP2008500627A (ja) * | 2004-05-27 | 2008-01-10 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 信号処理装置 |
US20060294344A1 (en) * | 2005-06-28 | 2006-12-28 | Universal Network Machines, Inc. | Computer processor pipeline with shadow registers for context switching, and method |
US7433986B2 (en) * | 2005-11-14 | 2008-10-07 | Fujitsu Limited | Minimizing ISR latency and overhead |
US7832601B2 (en) * | 2005-12-21 | 2010-11-16 | The Ritedose Corporation | Dispensing container with nipple dispensing head |
US7979684B2 (en) | 2006-08-07 | 2011-07-12 | Qualcomm Incorporated | Method and context switch device for implementing design-for-testability functionality of latch-based register files |
TWI386814B (zh) * | 2007-12-31 | 2013-02-21 | Ind Tech Res Inst | 具動態工作管理能力之多處理器界面及其程式載卸方法 |
GB0810205D0 (en) * | 2008-06-04 | 2008-07-09 | Advanced Risc Mach Ltd | Graphics processing systems |
US9454367B2 (en) | 2012-03-15 | 2016-09-27 | International Business Machines Corporation | Finding the length of a set of character data having a termination character |
US9459868B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Instruction to load data up to a dynamically determined memory boundary |
US9459867B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Instruction to load data up to a specified memory boundary indicated by the instruction |
US9280347B2 (en) * | 2012-03-15 | 2016-03-08 | International Business Machines Corporation | Transforming non-contiguous instruction specifiers to contiguous instruction specifiers |
US9710266B2 (en) | 2012-03-15 | 2017-07-18 | International Business Machines Corporation | Instruction to compute the distance to a specified memory boundary |
US9454366B2 (en) | 2012-03-15 | 2016-09-27 | International Business Machines Corporation | Copying character data having a termination character from one memory location to another |
US9588762B2 (en) | 2012-03-15 | 2017-03-07 | International Business Machines Corporation | Vector find element not equal instruction |
US9459864B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Vector string range compare |
US9268566B2 (en) | 2012-03-15 | 2016-02-23 | International Business Machines Corporation | Character data match determination by loading registers at most up to memory block boundary and comparing |
US9715383B2 (en) | 2012-03-15 | 2017-07-25 | International Business Machines Corporation | Vector find element equal instruction |
GB2505183A (en) * | 2012-08-21 | 2014-02-26 | Ibm | Discovering composite keys |
US9170968B2 (en) | 2012-09-27 | 2015-10-27 | Intel Corporation | Device, system and method of multi-channel processing |
US11029997B2 (en) * | 2013-07-15 | 2021-06-08 | Texas Instruments Incorporated | Entering protected pipeline mode without annulling pending instructions |
GB2516864A (en) * | 2013-08-02 | 2015-02-11 | Ibm | Increased instruction issue rate and latency reduction for out-of-order processing by instruction chaining and collision avoidance |
US9535846B2 (en) * | 2014-07-28 | 2017-01-03 | International Business Machines Corporation | Using a decrementer interrupt to start long-running hardware operations before the end of a shared processor dispatch cycle |
CN105306658A (zh) * | 2014-07-28 | 2016-02-03 | 中国电信股份有限公司 | 基于黑名单的来电处理方法和来电处理系统 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5003462A (en) | 1988-05-31 | 1991-03-26 | International Business Machines Corporation | Apparatus and method for implementing precise interrupts on a pipelined processor with multiple functional units with separate address translation interrupt means |
US5280616A (en) * | 1989-02-27 | 1994-01-18 | International Business Machines Corporation | Logic circuit for task processing |
US5115506A (en) | 1990-01-05 | 1992-05-19 | Motorola, Inc. | Method and apparatus for preventing recursion jeopardy |
DE69423376T2 (de) * | 1993-04-23 | 2000-10-12 | Advanced Micro Devices Inc | Unterbrechungsverarbeitung |
US5860014A (en) | 1996-10-15 | 1999-01-12 | International Business Machines Corporation | Method and apparatus for improved recovery of processor state using history buffer |
US5844422A (en) * | 1996-11-13 | 1998-12-01 | Xilinx, Inc. | State saving and restoration in reprogrammable FPGAs |
US5987601A (en) | 1997-02-14 | 1999-11-16 | Xyron Corporation | Zero overhead computer interrupts with task switching |
US6128728A (en) * | 1997-08-01 | 2000-10-03 | Micron Technology, Inc. | Virtual shadow registers and virtual register windows |
US6026479A (en) * | 1998-04-22 | 2000-02-15 | Hewlett-Packard Company | Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs |
-
2001
- 2001-10-10 DE DE60132633T patent/DE60132633T2/de not_active Expired - Lifetime
- 2001-10-10 AT AT01983541T patent/ATE384992T1/de not_active IP Right Cessation
- 2001-10-10 EP EP01983541A patent/EP1368732B1/en not_active Expired - Lifetime
- 2001-10-10 JP JP2002536888A patent/JP3801987B2/ja not_active Expired - Fee Related
- 2001-10-10 CN CNB018050301A patent/CN1230740C/zh not_active Expired - Fee Related
- 2001-10-10 KR KR1020027007731A patent/KR100852563B1/ko not_active IP Right Cessation
- 2001-10-10 WO PCT/EP2001/011720 patent/WO2002033570A2/en active IP Right Grant
- 2001-10-16 US US09/981,135 patent/US7082518B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20020083253A1 (en) | 2002-06-27 |
ATE384992T1 (de) | 2008-02-15 |
CN1494677A (zh) | 2004-05-05 |
KR100852563B1 (ko) | 2008-08-18 |
JP3801987B2 (ja) | 2006-07-26 |
JP2004512599A (ja) | 2004-04-22 |
EP1368732B1 (en) | 2008-01-23 |
DE60132633D1 (de) | 2008-03-13 |
EP1368732A2 (en) | 2003-12-10 |
DE60132633T2 (de) | 2009-01-15 |
KR20020091056A (ko) | 2002-12-05 |
WO2002033570A3 (en) | 2003-10-16 |
WO2002033570A2 (en) | 2002-04-25 |
US7082518B2 (en) | 2006-07-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1230740C (zh) | 数字信号处理装置 | |
CN1294485C (zh) | 相关性链处理器 | |
US5699536A (en) | Computer processing system employing dynamic instruction formatting | |
TWI299465B (en) | Simultaneous multithread processor and method therefor | |
RU2427895C2 (ru) | Оптимизированная для потоков многопроцессорная архитектура | |
KR101594090B1 (ko) | 공유 메모리에 대한 액세스들의 동기화를 완화하기 위한 프로세서들, 방법들 및 시스템들 | |
CN1103960C (zh) | 在多级流水线结构中处理条件跳转的结构和方法 | |
KR20180036490A (ko) | 로컬 브랜치 디코더를 구비한 멀티이슈 마이크로코드 유닛을 포함하는 파이프라인형 프로세서 | |
TW201802668A (zh) | 可中斷及可重啟矩陣乘法指令、處理器、方法和系統 | |
US7100157B2 (en) | Methods and apparatus to avoid dynamic micro-architectural penalties in an in-order processor | |
US20220308883A1 (en) | Method and apparatus for scheduling out-of-order execution queue in out-of-order processor | |
JP2012507805A (ja) | シーケンス検出又は命令に関連付けられた情報に基づいた命令の最適化性能 | |
Hilton et al. | BOLT: Energy-efficient out-of-order latency-tolerant execution | |
CN105814538B (zh) | 用于仿真共享内存架构的支持浮点的流水线 | |
CN1196997C (zh) | 不按序执行指令的装置和检测不按序指令的方法 | |
CN1433538A (zh) | 用于构造一个预调度的指令高速缓存的方法和装置 | |
Wun et al. | Exploiting coarse-grained parallelism to accelerate protein motif finding with a network processor | |
CN1266592C (zh) | 依据确定延迟的动态vliw指令调度方法 | |
CN1257450C (zh) | 节省资源的硬件环路 | |
CN1650258A (zh) | 可扩展处理器中的自动任务分配 | |
Roth | A high-bandwidth load-store unit for single-and multi-threaded processors | |
Haffner et al. | An analysis and comparison of database cracking kernels | |
CN108845832B (zh) | 一种提高处理器主频的流水线细分装置 | |
EP1537480B1 (en) | Method and apparatus for handling nested interrupts | |
Allen | Improving real-time performance with CUDA persistent threads (CuPer) on the Jetson TX2 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SILICON CENTRAL CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20110321 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20110321 Address after: Holland Ian Deho Finn Patentee after: Silicon intensive Corp. Address before: Holland Ian Deho Finn Patentee before: KONINKLIJKE PHILIPS ELECTRONICS N.V. |
|
ASS | Succession or assignment of patent right |
Owner name: INTEL CORP . Free format text: FORMER OWNER: INTEL BENELUX B. V. Effective date: 20140312 Owner name: INTEL BENELUX B. V. Free format text: FORMER OWNER: SILICON CENTRAL CO., LTD. Effective date: 20140312 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20140312 Address after: California, USA Patentee after: INTEL Corp. Address before: Holland Ian Deho Finn Patentee before: Intel Benelux Ltd. Effective date of registration: 20140312 Address after: Holland Ian Deho Finn Patentee after: Intel Benelux Ltd. Address before: Holland Ian Deho Finn Patentee before: Silicon intensive Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20051207 Termination date: 20161010 |
|
CF01 | Termination of patent right due to non-payment of annual fee |