CN1199115C - 执行中断目的地重新指向的机制 - Google Patents

执行中断目的地重新指向的机制 Download PDF

Info

Publication number
CN1199115C
CN1199115C CNB988135353A CN98813535A CN1199115C CN 1199115 C CN1199115 C CN 1199115C CN B988135353 A CNB988135353 A CN B988135353A CN 98813535 A CN98813535 A CN 98813535A CN 1199115 C CN1199115 C CN 1199115C
Authority
CN
China
Prior art keywords
processor
priority
logical circuit
far
lowest priority
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB988135353A
Other languages
English (en)
Chinese (zh)
Other versions
CN1284183A (zh
Inventor
S·S·帕洛维斯基
D·G·刘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CN1284183A publication Critical patent/CN1284183A/zh
Application granted granted Critical
Publication of CN1199115C publication Critical patent/CN1199115C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
CNB988135353A 1997-12-10 1998-11-02 执行中断目的地重新指向的机制 Expired - Fee Related CN1199115C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/988,233 US6418496B2 (en) 1997-12-10 1997-12-10 System and apparatus including lowest priority logic to select a processor to receive an interrupt message
US08/988,233 1997-12-10
US08/988233 1997-12-10

Publications (2)

Publication Number Publication Date
CN1284183A CN1284183A (zh) 2001-02-14
CN1199115C true CN1199115C (zh) 2005-04-27

Family

ID=25533952

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB988135353A Expired - Fee Related CN1199115C (zh) 1997-12-10 1998-11-02 执行中断目的地重新指向的机制

Country Status (8)

Country Link
US (1) US6418496B2 (fr)
EP (1) EP1038231B1 (fr)
KR (1) KR100380198B1 (fr)
CN (1) CN1199115C (fr)
AU (1) AU1376199A (fr)
DE (1) DE69833503T2 (fr)
TW (1) TW416038B (fr)
WO (1) WO1999030243A1 (fr)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6389494B1 (en) * 1998-12-30 2002-05-14 Emc Corporation System for interfacing a data storage system to a host utilizing a plurality of busses for carrying end-user data and a separate bus for carrying interface state data
US7117275B1 (en) 1999-01-04 2006-10-03 Emc Corporation Data storage system having separate data transfer section and message network
US7073020B1 (en) 1999-01-04 2006-07-04 Emc Corporation Method for message transfer in computer storage system
US6652283B1 (en) * 1999-12-30 2003-11-25 Cerego, Llc System apparatus and method for maximizing effectiveness and efficiency of learning retaining and retrieving knowledge and skills
US6754754B1 (en) * 1999-12-30 2004-06-22 Intel Corporation Apparatus and method for end of interrupt handling
US7010575B1 (en) 2000-03-31 2006-03-07 Emc Corporation Data storage system having separate data transfer section and message network having bus arbitration
US6993621B1 (en) 2000-03-31 2006-01-31 Emc Corporation Data storage system having separate data transfer section and message network with plural directors on a common printed circuit board and redundant switching networks
US7007194B1 (en) 2000-06-29 2006-02-28 Emc Corporation Data storage system having point-to-point configuration
US7003601B1 (en) 2000-03-31 2006-02-21 Emc Corporation Data storage system having separate data transfer section and message network with plural directions on a common printed circuit board
US6779071B1 (en) 2000-04-28 2004-08-17 Emc Corporation Data storage system having separate data transfer section and message network with status register
US6816916B1 (en) * 2000-06-29 2004-11-09 Emc Corporation Data storage system having multi-cast/unicast
US7024509B2 (en) * 2000-08-31 2006-04-04 Hewlett-Packard Development Company, L.P. Passive release avoidance technique
DE10048732A1 (de) * 2000-09-29 2002-04-18 Philips Corp Intellectual Pty Multiprozessor-Anordnung
US20020099893A1 (en) * 2001-01-24 2002-07-25 Nguyen Tuyet-Huong Thi System and method for the handling of system management interrupts in a multiprocessor computer system
US6591358B2 (en) * 2001-01-26 2003-07-08 Syed Kamal H. Jaffrey Computer system with operating system functions distributed among plural microcontrollers for managing device resources and CPU
US6848015B2 (en) * 2001-11-30 2005-01-25 Hewlett-Packard Development Company, L.P. Arbitration technique based on processor task priority
US7191349B2 (en) * 2002-12-26 2007-03-13 Intel Corporation Mechanism for processor power state aware distribution of lowest priority interrupt
US8386648B1 (en) 2003-06-26 2013-02-26 Nvidia Corporation Hardware support system for accelerated disk I/O
US8984199B2 (en) * 2003-07-31 2015-03-17 Intel Corporation Inter-processor interrupts
US7426728B2 (en) * 2003-09-24 2008-09-16 Hewlett-Packard Development, L.P. Reducing latency, when accessing task priority levels
US8683132B1 (en) 2003-09-29 2014-03-25 Nvidia Corporation Memory controller for sequentially prefetching data for a processor of a computer system
US8356142B1 (en) 2003-11-12 2013-01-15 Nvidia Corporation Memory controller for non-sequentially prefetching data for a processor of a computer system
US8700808B2 (en) * 2003-12-01 2014-04-15 Nvidia Corporation Hardware support system for accelerated disk I/O
JP4241462B2 (ja) * 2004-03-26 2009-03-18 株式会社デンソー 制御ユニットおよびマイクロコンピュータ
US20050228851A1 (en) * 2004-03-29 2005-10-13 Intel Corporation Configuration of redirection tables
US8356143B1 (en) 2004-10-22 2013-01-15 NVIDIA Corporatin Prefetch mechanism for bus master memory access
US7386642B2 (en) * 2005-01-28 2008-06-10 Sony Computer Entertainment Inc. IO direct memory access system and method
JP4148223B2 (ja) * 2005-01-28 2008-09-10 セイコーエプソン株式会社 プロセッサおよび情報処理方法
US7680972B2 (en) * 2005-02-04 2010-03-16 Sony Computer Entertainment Inc. Micro interrupt handler
JP2006216042A (ja) * 2005-02-04 2006-08-17 Sony Computer Entertainment Inc 割り込み処理のためのシステムおよび方法
JP4457047B2 (ja) * 2005-06-22 2010-04-28 株式会社ルネサステクノロジ マルチプロセッサシステム
US20070088874A1 (en) * 2005-10-14 2007-04-19 Hewlett-Packard Development Company, L.P. Offload engine as processor peripheral
US7519752B2 (en) * 2006-02-07 2009-04-14 International Business Machines Corporation Apparatus for using information and a count in reissuing commands requiring access to a bus and methods of using the same
JP5243711B2 (ja) * 2006-11-10 2013-07-24 セイコーエプソン株式会社 プロセッサ
US8032681B2 (en) * 2007-09-06 2011-10-04 Intel Corporation Processor selection for an interrupt based on willingness to accept the interrupt and on priority
US8190864B1 (en) * 2007-10-25 2012-05-29 Oracle America, Inc. APIC implementation for a highly-threaded x86 processor
JP2009251802A (ja) * 2008-04-03 2009-10-29 Panasonic Corp マルチプロセッサシステムおよびマルチプロセッサシステムの割込み制御方法
US9032128B2 (en) * 2008-04-28 2015-05-12 Hewlett-Packard Development Company, L.P. Method and system for generating and delivering inter-processor interrupts in a multi-core processor and in certain shared memory multi-processor systems
US8024504B2 (en) * 2008-06-26 2011-09-20 Microsoft Corporation Processor interrupt determination
US8356128B2 (en) * 2008-09-16 2013-01-15 Nvidia Corporation Method and system of reducing latencies associated with resource allocation by using multiple arbiters
US8370552B2 (en) * 2008-10-14 2013-02-05 Nvidia Corporation Priority based bus arbiters avoiding deadlock and starvation on buses that support retrying of transactions
US8103816B2 (en) * 2008-10-28 2012-01-24 Intel Corporation Technique for communicating interrupts in a computer system
US8698823B2 (en) 2009-04-08 2014-04-15 Nvidia Corporation System and method for deadlock-free pipelining
US8151027B2 (en) * 2009-04-08 2012-04-03 Intel Corporation System management mode inter-processor interrupt redirection
US8260996B2 (en) * 2009-04-24 2012-09-04 Empire Technology Development Llc Interrupt optimization for multiprocessors
US8352804B2 (en) * 2010-05-20 2013-01-08 Infineon Technologies Ag Systems and methods for secure interrupt handling
US8688883B2 (en) 2011-09-08 2014-04-01 Intel Corporation Increasing turbo mode residency of a processor
US8972642B2 (en) * 2011-10-04 2015-03-03 Qualcomm Incorporated Low latency two-level interrupt controller interface to multi-threaded processor
US9043521B2 (en) 2012-11-13 2015-05-26 Intel Corporation Technique for communicating interrupts in a computer system

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2855298B2 (ja) * 1990-12-21 1999-02-10 インテル・コーポレーション 割込み要求の仲裁方法およびマルチプロセッサシステム
US5410710A (en) * 1990-12-21 1995-04-25 Intel Corporation Multiprocessor programmable interrupt controller system adapted to functional redundancy checking processor systems
US5613128A (en) * 1990-12-21 1997-03-18 Intel Corporation Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller
ATE245290T1 (de) 1994-05-31 2003-08-15 Advanced Micro Devices Inc Unterbrechungssteuerungsgeräte in symmetrischen mehrprozessorsystemen
US5721931A (en) * 1995-03-21 1998-02-24 Advanced Micro Devices Multiprocessing system employing an adaptive interrupt mapping mechanism and method
DE69735575T2 (de) * 1996-08-20 2006-08-24 Compaq Computer Corp., Houston Verfahren und Vorrichtung zur Unterbrechungsverteilung in einem skalierbaren symmetrischen Mehrprozessorsystem ohne die Busbreite oder das Busprotokoll zu verändern
US5819095A (en) * 1996-12-20 1998-10-06 International Business Machines Corporation Method and apparatus for allowing an interrupt controller on an adapter to control a computer system

Also Published As

Publication number Publication date
DE69833503D1 (de) 2006-04-20
EP1038231A1 (fr) 2000-09-27
DE69833503T2 (de) 2006-08-10
CN1284183A (zh) 2001-02-14
US20010052043A1 (en) 2001-12-13
WO1999030243A1 (fr) 1999-06-17
US6418496B2 (en) 2002-07-09
KR100380198B1 (ko) 2003-04-11
EP1038231A4 (fr) 2001-01-17
AU1376199A (en) 1999-06-28
EP1038231B1 (fr) 2006-02-15
KR20010032953A (ko) 2001-04-25
TW416038B (en) 2000-12-21

Similar Documents

Publication Publication Date Title
CN1199115C (zh) 执行中断目的地重新指向的机制
CN1114860C (zh) 处理多个电平触发和边沿触发中断的方法和装置
CN1290365A (zh) 事务支持的中断目的地重定向和电平触发的中断语义
US7496699B2 (en) DMA descriptor queue read and cache write pointer arrangement
JP3381732B2 (ja) 多重プロセッサ・コンピュータの割り込み操向システム
US7496706B2 (en) Message signaled interrupt redirection table
US5892956A (en) Serial bus for transmitting interrupt information in a multiprocessing system
EP0426184A2 (fr) Protocole de commande pour un interface de type bus maître
EP1058890B1 (fr) Systeme et procede de resolution dynamique de conflits de priorite dans un systeme informatique multiprocesseur comportant des ressources de memoire partagees
US20130080674A1 (en) Source Core Interrupt Steering
CN101159765B (zh) 网络接口方法、装置和系统
US7222201B2 (en) Virtual endpoint for USB devices
US5905898A (en) Apparatus and method for storing interrupt source information in an interrupt controller based upon interrupt priority
US8521939B2 (en) Injection of I/O messages
CN100589089C (zh) 处理直接存储器访问请求的设备和方法
US20060047877A1 (en) Message based interrupt table
KR20010109088A (ko) 성능 모니터를 갖춘 ｐｃｉ/ｐｃｉ-ｘ 버스 브리지
EP0775959A2 (fr) Méthode et appareil d'optimisation des interruptions portagées et latence associée dans des bus PCI étendus à des passerelles
US20040003144A1 (en) Method and/or apparatus to sort request commands for SCSI multi-command packets
US5850555A (en) System and method for validating interrupts before presentation to a CPU
CN101421791B (zh) 用于主机和外围设备之间通信的队列深度管理的方法
US5850558A (en) System and method for referencing interrupt request information in a programmable interrupt controller
US5894578A (en) System and method for using random access memory in a programmable interrupt controller
JP4359618B2 (ja) コンフィグレーション・レジスター・アクセス方法、設定方法、集積回路部品、コンピューター・システム、製品
US5666556A (en) Method and apparatus for redirecting register access requests wherein the register set is separate from a central processing unit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050427

Termination date: 20101102