CN118647971A - 用于执行存储器存取操作的技术 - Google Patents

用于执行存储器存取操作的技术 Download PDF

Info

Publication number
CN118647971A
CN118647971A CN202280090725.7A CN202280090725A CN118647971A CN 118647971 A CN118647971 A CN 118647971A CN 202280090725 A CN202280090725 A CN 202280090725A CN 118647971 A CN118647971 A CN 118647971A
Authority
CN
China
Prior art keywords
vector
capability
memory
instruction
memory access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202280090725.7A
Other languages
English (en)
Chinese (zh)
Inventor
弗朗索瓦·克里斯托弗·雅克·波特曼
托马斯·克里斯多夫·格鲁卡特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ARM Ltd
Original Assignee
ARM Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ARM Ltd filed Critical ARM Ltd
Publication of CN118647971A publication Critical patent/CN118647971A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30109—Register structure having multiple operands in a single register
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30192—Instruction operation extension or modification according to data descriptor, e.g. dynamic data typing

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
CN202280090725.7A 2022-02-07 2022-12-20 用于执行存储器存取操作的技术 Pending CN118647971A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB2201544.0 2022-02-07
GB2201544.0A GB2615352B (en) 2022-02-07 2022-02-07 Technique for performing memory access operations
PCT/GB2022/053313 WO2023148467A1 (en) 2022-02-07 2022-12-20 Technique for performing memory access operations

Publications (1)

Publication Number Publication Date
CN118647971A true CN118647971A (zh) 2024-09-13

Family

ID=80461352

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202280090725.7A Pending CN118647971A (zh) 2022-02-07 2022-12-20 用于执行存储器存取操作的技术

Country Status (9)

Country Link
US (1) US20250156182A1 (enExample)
EP (1) EP4476612A1 (enExample)
JP (1) JP2025504087A (enExample)
KR (1) KR20240140968A (enExample)
CN (1) CN118647971A (enExample)
GB (1) GB2615352B (enExample)
IL (1) IL314155A (enExample)
TW (1) TW202347121A (enExample)
WO (1) WO2023148467A1 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12417099B2 (en) * 2022-04-02 2025-09-16 Intel Corporation Circuitry and methods for informing indirect prefetches using capabilities

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2520571B (en) * 2013-11-26 2020-12-16 Advanced Risc Mach Ltd A data processing apparatus and method for performing vector processing
GB2544996B (en) * 2015-12-02 2017-12-06 Advanced Risc Mach Ltd An apparatus and method for managing bounded pointers
US20190205137A1 (en) * 2017-12-29 2019-07-04 Lawrence Meadows Methods and apparatus for multi-load and multi-store vector instructions
US11163569B2 (en) * 2019-12-28 2021-11-02 Intel Corporation Hardware apparatuses, methods, and systems for individually revocable capabilities for enforcing temporal memory safety
TWI891893B (zh) * 2020-09-02 2025-08-01 美商賽發馥股份有限公司 執行指令的積體電路及記憶體保護的方法
US20230195461A1 (en) * 2021-12-16 2023-06-22 Intel Corporation Circuitry and methods for implementing capabilities using narrow registers

Also Published As

Publication number Publication date
WO2023148467A1 (en) 2023-08-10
EP4476612A1 (en) 2024-12-18
GB2615352B (en) 2024-01-31
TW202347121A (zh) 2023-12-01
US20250156182A1 (en) 2025-05-15
KR20240140968A (ko) 2024-09-24
JP2025504087A (ja) 2025-02-06
IL314155A (en) 2024-09-01
GB2615352A (en) 2023-08-09
WO2023148467A9 (en) 2024-08-08

Similar Documents

Publication Publication Date Title
US20250362913A1 (en) Exposing valid byte lanes as vector predicates to cpu
JP7798856B2 (ja) データ転送命令用のレジスタアドレス指定情報
KR102743540B1 (ko) 메모리와 복수의 벡터 레지스터와의 사이에서 복수의 데이터 구조체를 전송하는 장치 및 방법
US10678545B2 (en) Data processing apparatus having streaming engine with read and read/advance operand coding
US12288069B2 (en) Stream data unit with multiple head registers
JP7084882B2 (ja) 並べ替え動作を実行するための装置および方法
US20020078320A1 (en) Methods and apparatus for instruction addressing in indirect VLIW processors
US11921636B2 (en) Streaming engine with flexible streaming engine template supporting differing number of nested loops with corresponding loop counts and loop offsets
US12461744B2 (en) Streaming engine with early exit from loop levels supporting early exit loops and irregular loops
CN111433741A (zh) 向量带进位加法指令
US9965275B2 (en) Element size increasing instruction
CN115904501A (zh) 具有在每个维度上可选择的多维循环寻址的流引擎
JP2020502669A (ja) ベクトル生成命令
US20250377888A1 (en) Vector extract and merge instruction
CN118647971A (zh) 用于执行存储器存取操作的技术
TWI238352B (en) Register move operations
TW202403546A (zh) 用於可擴縮向量指令集架構的子向量支援指令
JPS63111532A (ja) マイクロプロセツサによる命令シミユレ−ト方式

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination