CN117116982A - 化合物半导体器件及其制作方法 - Google Patents

化合物半导体器件及其制作方法 Download PDF

Info

Publication number
CN117116982A
CN117116982A CN202210527178.6A CN202210527178A CN117116982A CN 117116982 A CN117116982 A CN 117116982A CN 202210527178 A CN202210527178 A CN 202210527178A CN 117116982 A CN117116982 A CN 117116982A
Authority
CN
China
Prior art keywords
layer
silicide
semiconductor device
compound semiconductor
silicide layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210527178.6A
Other languages
English (en)
Inventor
林大钧
蔡馥郁
蔡滨祥
邱崇益
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to CN202210527178.6A priority Critical patent/CN117116982A/zh
Priority to US17/835,956 priority patent/US20230369435A1/en
Priority to TW111131787A priority patent/TW202347788A/zh
Publication of CN117116982A publication Critical patent/CN117116982A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/452Ohmic electrodes on AIII-BV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28575Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

本发明公开一种化合物半导体器件及其制作方法,其中该化合物半导体器件包含:基底;沟道层,位于所述基底上;阻障层,位于所述沟道层上;钝化层,位于所述阻障层上;接触区,凹入所述钝化层和所述阻障层中,其中,部分的所述沟道层被暴露在所述接触区的底部;双层硅化物膜,位于所述接触区上;以及铜接触,位于所述双层硅化物膜上。

Description

化合物半导体器件及其制作方法
技术领域
本发明涉及一种化合物半导体器件及其制作方法。
背景技术
氮化镓高电子迁移率晶体管常被应用于高频的高功率放大器器件,其具有高击穿电压、高饱和电子移动速度及高温操作的特性。
典型的HEMT中,在半导体异质结处产生二维电子气(2DEG)。2DEG代表了非常薄的导电层,该导电层具有高度可移动且高度集中的电荷载流子,该电荷载流子可在该导电层的两个维度上自由移动,但被垂直于该导电层的第三维度上的移动所限制。
低电阻、稳定可靠的接触结构对于化合物半导体集成电路的性能和可靠性至关重要。
发明内容
本发明的主要目的在于提供一种化合物半导体器件和制作方法,以形成低电阻、稳定可靠的接触结构。
本发明一方面提供一种化合物半导体器件,包含:基底;沟道层,位于所述基底上;阻障层,位于所述沟道层上;钝化层,位于所述阻障层上;接触区,凹入所述钝化层和所述阻障层中,其中,部分的所述沟道层被暴露在所述接触区的底部;双层硅化物膜,位于所述接触区上;以及铜接触,位于所述双层硅化物膜上。
根据本发明实施例,所述双层硅化物膜包含与所述沟道层直接接触的第一硅化物层和与所述第一硅化物层直接接触的第二硅化物层。
根据本发明实施例,所述第一硅化物层的功函数小于所述第二硅化物层的功函数,并且所述第二硅化物层的功函数小于所述铜接触的扩散阻障层的功函数。
根据本发明实施例,所述第一硅化物层的厚度小于所述第二硅化物层的厚度。
根据本发明实施例,所述第一硅化物层的厚度小于或等于200埃。
根据本发明实施例,所述第二硅化物层的厚度为200~500埃。
根据本发明实施例,所述第一硅化物层包含TiSi,所述第二硅化物层包含TaSi,并且所述扩散阻障层包含TaN。
根据本发明实施例,所述沟道层包含GaN。
根据本发明实施例,所述阻障层包含AlGaN。
根据本发明实施例,所述钝化层包含氮化硅、氧化硅、氧化铝、氧化铪或氮化铝。
本发明另一方面提供一种形成化合物半导体器件的方法,包含:提供基底;在所述基底上形成沟道层;在所述沟道层上形成阻障层;在所述阻障层上形成钝化层;蚀穿所述钝化层与所述阻障层,形成接触区,其中,部分的所述沟道层被暴露于所述接触区的底部;在所述接触区上形成双层硅化物膜;以及在所述双层硅化物膜上形成铜接触。
根据本发明实施例,所述双层硅化物膜包含与所述沟道层直接接触的第一硅化物层和与所述第一硅化物层直接接触的第二硅化物层。
根据本发明实施例,所述第一硅化物层的功函数小于所述第二硅化物层的功函数,并且所述第二硅化物层的功函数小于所述铜接触的扩散阻障层的功函数。
根据本发明实施例,所述第一硅化物层的厚度小于所述第二硅化物层的厚度。
根据本发明实施例,所述第一硅化物层的厚度小于或等于200埃。
根据本发明实施例,所述第二硅化物层的厚度为200~500埃。
根据本发明实施例,所述第一硅化物层包含TiSi,所述第二硅化物层包含TaSi,并且所述扩散阻障层包含TaN。
根据本发明实施例,所述沟道层包含GaN。
根据本发明实施例,所述阻障层包含AlGaN。
根据本发明实施例,所述钝化层包含氮化硅、氧化硅、氧化铝、氧化铪或氮化铝。
根据本发明实施例,所述方法还包含:在所述基底上形成缓冲层;以及在所述缓冲层上形成所述沟道层,其中所述缓冲层的带隙大于所述沟道层的带隙。
根据本发明实施例,所述缓冲层包含AlN、AlGaN或GaN。
根据本发明实施例,所述基底包含SiC、蓝宝石、Si、Al2O3、AlN或GaN。
附图说明
图1至图6为本发明实施例所绘示的一种形成化合物半导体器件的方法的示意图。
主要器件符号说明
10 化合物半导体器件
100 基底
106 缓冲层
110 沟道层
120 阻障层
130 钝化层
200 三明治结构
210 第一金属层
220 中间层
230 第二金属层
300 双层硅化物膜
310 第一硅化物层
320 第二硅化物层
400 介电层
500 铜接触
510 铜金属层
520 扩散阻障层
600 蚀刻停止层
CA 接触区
CS 接触结构
具体实施方式
在下文中,将参照附图说明细节,该些附图中的内容也构成说明书细节描述的一部分,并且以可实行该实施例的特例描述方式来绘示。下文实施例已描述足够的细节使本领域技术人员得以具以实施。
当然,也可采行其他的实施例,或是在不悖离文中所述实施例的前提下作出任何结构性、逻辑性、及电性上的改变。因此,下文的细节描述不应被视为是限制,反之,其中所包含的实施例将由随附的权利要求来加以界定。
请参阅图1至图6,其为根据本发明实施例所绘示的一种形成化合物半导体器件10的方法的示意图。如图1所示,首先,提供基底100。根据本发明实施例,基底100可以包含SiC、蓝宝石(sapphire)、Si、Al2O3、AlN或GaN。接着,可以在基底100上形成缓冲层(bufferlayer)106。根据本发明实施例,例如,缓冲层106可以包含AlN、AlGaN或GaN。
接着,在缓冲层106上形成沟道层(channel layer)110。根据本发明实施例,例如,沟道层110可以包含GaN。根据本发明实施例,缓冲层106的带隙(band gap)大于沟道层110的带隙。
接着,在沟道层110上形成阻障层120。根据本发明实施例,例如,阻障层120可以包含AlGaN。接着,在阻障层120上形成钝化层130。根据本发明实施例,例如,钝化层130可以包含氮化硅、氧化硅、氧化铝、氧化铪或氮化铝。
接着,进行光刻和蚀刻制作工艺,蚀穿钝化层130与阻障层120,形成接触区CA,其中,部分的沟道层110被暴露于接触区CA的底部。
如图2所示,接着,顺形地在钝化层130上和接触区CA上形成三明治结构200,其包括第一金属层210、中间层220和第二金属层230。根据本发明实施例,例如,第一金属层210可以是钛金属(Ti)层,中间层220可以是硅层,第二金属层230可以是钽金属(Ta)层。
如图3所示,进行光刻和蚀刻制作工艺,图案化三明治结构200,形成接触结构CS。根据本发明实施例,接触结构CS可以作为化合物半导体器件10的漏极(drain)或源极(source)。
如图4所示,接着,进行退火(anneal)制作工艺,使中间层220和第一金属层210与第二金属层230完全反应,从而在接触区CA上形成双层硅化物膜(bi-layer silicidefilm)300。
根据本发明实施例,例如,双层硅化物膜300包含与沟道层110直接接触的第一硅化物层310和与第一硅化物层310直接接触的第二硅化物层320。
根据本发明实施例,例如,第一硅化物层310包含TiSi,第二硅化物层320包含TaSi。
根据本发明实施例,例如,第一硅化物层310的厚度小于第二硅化物层320的厚度。根据本发明实施例,例如,第一硅化物层310的厚度小于或等于200埃。根据本发明实施例,第二硅化物层320的厚度为200-500埃。
如图5所示,在双层硅化物膜300上和钝化层130上沉积介电层400。
根据本发明实施例,例如,介电层400可以包含氧化硅层。
如图6所示,在双层硅化物膜300上的介电层400中形成铜接触500。
根据本发明实施例,铜接触500包含铜金属层510和扩散阻障层520。根据本发明实施例,例如,扩散阻障层可以包含TaN。最后,可以在铜接触500上和介电层400上沉积蚀刻停止层600,例如,氮化硅层。
根据本发明实施例,第一硅化物层310的功函数小于第二硅化物层320的功函数(work function),并且第二硅化物层320的功函数小于铜接触500的扩散阻障层520的功函数,从而在铜金属层510和沟道层110之间构成具有功函数梯度(work function gradient)变化的接触界面。
从图6可看出,化合物半导体器件10包含:基底100、沟道层110、阻障层120和钝化层130。根据本发明实施例,沟道层110包含GaN。根据本发明实施例,阻障层120包含AlGaN。根据本发明实施例,钝化层130包含氮化硅、氧化硅、氧化铝、氧化铪或氮化铝。
根据本发明实施例,化合物半导体器件10另包含凹入钝化层130和阻障层120中的接触区CA。部分的沟道层110构成接触区CA的底部。
根据本发明实施例,化合物半导体器件10另包含位于接触区CA上的双层硅化物膜300,以及位于双层硅化物膜300上的铜接触500。
根据本发明实施例,双层硅化物膜500包含与沟道层110直接接触的第一硅化物层310和与第一硅化物层310直接接触的第二硅化物层320。
根据本发明实施例,第一硅化物层310的功函数小于第二硅化物层320的功函数,并且第二硅化物层320的功函数小于铜接触500的扩散阻障层520的功函数,从而在铜金属层510和沟道层110之间构成具有功函数梯度变化的接触界面。
根据本发明实施例,第一硅化物层310的厚度小于第二硅化物层320的厚度。根据本发明实施例,第一硅化物层310的厚度小于或等于200埃。根据本发明实施例,第二硅化物层320的厚度为200~500埃。
根据本发明实施例,第一硅化物层310包含TiSi,第二硅化物层320包含TaSi,并且扩散阻障层520包含TaN。
以上所述仅为本发明的优选实施例,凡依本发明权利要求所做的均等变化与修饰,都应属本发明的涵盖范围。

Claims (23)

1.一种化合物半导体器件,包含:
基底;
沟道层,位于所述基底上;
阻障层,位于所述沟道层上;
钝化层,位于所述阻障层上;
接触区,凹入所述钝化层和所述阻障层中,其中,部分的所述沟道层被暴露在所述接触区的底部;
双层硅化物膜,位于所述接触区上;以及
铜接触,位于所述双层硅化物膜上。
2.根据权利要求1所述的化合物半导体器件,其中,所述双层硅化物膜包含与所述沟道层直接接触的第一硅化物层和与所述第一硅化物层直接接触的第二硅化物层。
3.根据权利要求2所述的化合物半导体器件,其中,所述第一硅化物层的功函数小于所述第二硅化物层的功函数,并且所述第二硅化物层的功函数小于所述铜接触的扩散阻障层的功函数。
4.根据权利要求2所述的化合物半导体器件,其中,所述第一硅化物层的厚度小于所述第二硅化物层的厚度。
5.根据权利要求4所述的化合物半导体器件,其中,所述第一硅化物层的厚度小于或等于200埃。
6.根据权利要求5所述的化合物半导体器件,其中,所述第二硅化物层的厚度为200~500埃。
7.根据权利要求3所述的化合物半导体器件,其中,所述第一硅化物层包含TiSi,所述第二硅化物层包含TaSi,并且所述扩散阻障层包含TaN。
8.根据权利要求1所述的化合物半导体器件,其中,所述沟道层包含GaN。
9.根据权利要求1所述的化合物半导体器件,其中,所述阻障层包含AlGaN。
10.根据权利要求1所述的化合物半导体器件,其中,所述钝化层包含氮化硅、氧化硅、氧化铝、氧化铪或氮化铝。
11.一种形成化合物半导体器件的方法,包含:
提供基底;
在所述基底上形成沟道层;
在所述沟道层上形成阻障层;
在所述阻障层上形成钝化层;
蚀穿所述钝化层与所述阻障层,形成接触区,其中,部分的所述沟道层被暴露于所述接触区的底部;
在所述接触区上形成双层硅化物膜;以及
在所述双层硅化物膜上形成铜接触。
12.根据权利要求11所述的方法,其中,所述双层硅化物膜包含与所述沟道层直接接触的第一硅化物层和与所述第一硅化物层直接接触的第二硅化物层。
13.根据权利要求12所述的方法,其中,所述第一硅化物层的功函数小于所述第二硅化物层的功函数,并且所述第二硅化物层的功函数小于所述铜接触的扩散阻障层的功函数。
14.根据权利要求12所述的方法,其中,所述第一硅化物层的厚度小于所述第二硅化物层的厚度。
15.根据权利要求14所述的方法,其中,所述第一硅化物层的厚度小于或等于200埃。
16.根据权利要求15所述的方法,其中,所述第二硅化物层的厚度为200~500埃。
17.根据权利要求13所述的方法,其中,所述第一硅化物层包含TiSi,所述第二硅化物层包含TaSi,并且所述扩散阻障层包含TaN。
18.根据权利要求11所述的方法,其中,所述沟道层包含GaN。
19.根据权利要求11所述的方法,其中,所述阻障层包含AlGaN。
20.根据权利要求11所述的方法,其中,所述钝化层包含氮化硅、氧化硅、氧化铝、氧化铪或氮化铝。
21.根据权利要求11所述的方法,其中还包含:
在所述基底上形成缓冲层;以及
在所述缓冲层上形成所述沟道层,其中所述缓冲层的带隙大于所述沟道层的带隙。
22.根据权利要求21所述的方法,其中,所述缓冲层包含AlN、AlGaN或GaN。
23.根据权利要求11所述的方法,其中,所述基底包含SiC、蓝宝石、Si、Al2O3、AlN或GaN。
CN202210527178.6A 2022-05-16 2022-05-16 化合物半导体器件及其制作方法 Pending CN117116982A (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN202210527178.6A CN117116982A (zh) 2022-05-16 2022-05-16 化合物半导体器件及其制作方法
US17/835,956 US20230369435A1 (en) 2022-05-16 2022-06-08 Compound semiconductor device and fabrication method thereof
TW111131787A TW202347788A (zh) 2022-05-16 2022-08-24 化合物半導體器件及其製作方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210527178.6A CN117116982A (zh) 2022-05-16 2022-05-16 化合物半导体器件及其制作方法

Publications (1)

Publication Number Publication Date
CN117116982A true CN117116982A (zh) 2023-11-24

Family

ID=88698362

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210527178.6A Pending CN117116982A (zh) 2022-05-16 2022-05-16 化合物半导体器件及其制作方法

Country Status (3)

Country Link
US (1) US20230369435A1 (zh)
CN (1) CN117116982A (zh)
TW (1) TW202347788A (zh)

Also Published As

Publication number Publication date
US20230369435A1 (en) 2023-11-16
TW202347788A (zh) 2023-12-01

Similar Documents

Publication Publication Date Title
CN101506958B (zh) 场效应晶体管
CN111199883B (zh) 具有经调整的栅极-源极距离的hemt晶体管及其制造方法
US9917187B2 (en) Semiconductor device and manufacturing method
US11569359B2 (en) Semiconductor device and fabrication method thereof
US10872967B2 (en) Manufacturing method of semiconductor device
US9305789B2 (en) Semiconductor device comprising an active layer and a Schottky contact
CN117116982A (zh) 化合物半导体器件及其制作方法
US20210257467A1 (en) Semiconductor structure and method of forming the same
CN117981087A (zh) 降低漏电流的氮化镓半导体装置及其制造方法
CN112768419A (zh) 一种半导体装置封装
TWI719722B (zh) 半導體結構及其形成方法
WO2024103252A1 (en) Nitride-based semiconductor ic chip and method for manufacturing the same
WO2024040516A1 (en) Nitride-based electronic device with wafer-level dynamic on-resistance monitoring capability
US20230299169A1 (en) High electron mobility transistor device and manufacturing method thereof
US20240097004A1 (en) High electron mobility transistor and method for forming the same
US20230378313A1 (en) Manufacturing method of semiconductor device
US20240047554A1 (en) Semiconductor device and manufacturing method thereof
JP2018117066A (ja) 半導体装置の製造方法および半導体装置
TW202414822A (zh) 高電子遷移率電晶體及其製造方法
CN112909089A (zh) 半导体结构及其形成方法
CN115812253A (zh) 氮化物基半导体器件及其制造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination