CN117111672A - Bias current generating circuit with low dependence on power supply voltage - Google Patents
Bias current generating circuit with low dependence on power supply voltage Download PDFInfo
- Publication number
- CN117111672A CN117111672A CN202311201035.7A CN202311201035A CN117111672A CN 117111672 A CN117111672 A CN 117111672A CN 202311201035 A CN202311201035 A CN 202311201035A CN 117111672 A CN117111672 A CN 117111672A
- Authority
- CN
- China
- Prior art keywords
- source
- current
- electrode
- voltage
- common
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 abstract description 4
- 230000009471 action Effects 0.000 abstract description 3
- 230000000694 effects Effects 0.000 abstract description 3
- 229910044991 metal oxide Inorganic materials 0.000 abstract description 2
- 150000004706 metal oxides Chemical class 0.000 abstract description 2
- 238000000034 method Methods 0.000 description 7
- 230000008901 benefit Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 101001002508 Homo sapiens Immunoglobulin-binding protein 1 Proteins 0.000 description 1
- 101001081567 Homo sapiens Insulin-like growth factor-binding protein 1 Proteins 0.000 description 1
- 102100021042 Immunoglobulin-binding protein 1 Human genes 0.000 description 1
- 101001012092 Mus musculus Epsin-1 Proteins 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/561—Voltage to current converters
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Amplifiers (AREA)
Abstract
The present application relates to a bias current generating circuit with low dependence on a power supply voltage, comprising: n3, N2 and N1 form a current mirror, input current is duplicated into two paths of bias current, current in N2 is used for generating self bias voltage of PMOS (P-channel metal oxide semiconductor) common-source common-gate current sources, namely grid voltages of P1 and P2, and P3 and P4 form a common-source common-gate current source under the action of the two grid voltages; the current in N3 provides bias for the common-source common-gate amplifier formed by P5 and P6, the grid electrode of P6 is connected with the grid electrode of P2, the grid electrode of P5 is connected with the drain electrode of P4 and the source electrode of P9, and the current of the common-source common-gate current source of P3 and P4 flows into the self-bias circuit formed by R2, N4 and N5 after passing through P9, so that grid voltages of N4 and N5 are generated. The application solves the problem that in the related art, when the bias current is reduced in the power supply voltage, the offset of the circuit system is caused, and the effect that the bias current provided by the bias circuit can be more accurately equal when the power supply voltage is changed in a larger range is realized.
Description
Technical Field
The present application relates to the field of integrated circuit design, and in particular, to a bias current generating circuit with low dependency on power supply voltage.
Background
With the continuous development of the internet of things technology, a large number of low-power consumption node chips powered by batteries and even collecting systems emerge, and the working current of the whole system can be only tens of mA or even a plurality of mA, so that the necessity of a DC-DC converter is not increased. With the use of the battery, the output voltage of the battery is continuously reduced from about 3.6V in the full power state, for example, the node chip is reduced to below 1.5V, and thus the battery cannot reliably work.
CMOS technology is the primary choice for low power integrated circuits, where the operating state of the MOS transistor is generally determined by means of a bias current provided by a current source, because the channel current of the MOS transistor is very sensitive to the gate-source voltage but not to the drain-source voltage. The working state of the whole circuit is insensitive to the absolute value of the bias current, but if bias current is deviated, the high-resistance node can cause severe voltage change, and even if circuits such as common mode feedback and the like carry out negative feedback adjustment, unbalance of differential nodes in the circuit can be caused, so that the circuit is an important source of system imbalance.
Some bias currents, if offset, may affect the performance of the circuit. Taking the example of the bias of a rail-to-rail push-pull output op-amp, it requires an NMOS floating current source and a PMOS floating current source in parallel to provide the bias voltage for the output stage, as shown in fig. 1. If the power supply voltage drops to cause the current of the NMOS current source I2 to be slightly lower than the current of the PMOS current source I4, the grid voltages of P1 and P2 are higher, and then the bias current of P3 is lower than N3 under the condition of no feedback adjustment; in practice, the feedback loop will make a reverse adjustment to conserve the output current, i.e. to lower the bias current of the current source I1 delivering the current signal and to pull up the bias current of the current source I3 delivering the current signal, thus pulling down the gate voltages of P3 and N3, eventually achieving conservation of the output current, but the reverse adjustment of the feedback loop implies a systematic imbalance of the op-amp input, which imbalance is increasingly larger along the amplified signal path.
Currently, no effective solution has been proposed for the problem of circuit system imbalance caused by the deviation between the power supply voltage drop bias currents in the related art.
Disclosure of Invention
The application aims to overcome the defects in the prior art and provide a bias current generating circuit with low dependence on a power supply voltage, so as to at least solve the problem that in the related art, when bias current is reduced in the power supply voltage, circuit system is out of balance.
In order to achieve the above purpose, the technical scheme adopted by the application is as follows:
in a first aspect, an embodiment of the present application provides a bias current generating circuit having low dependency on a power supply voltage, including:
the current mirror is composed of an NMOS tube N1, an NMOS tube N2 and an NMOS tube N3 and is used for copying input current into two paths of bias currents, wherein the grid electrodes of the N1, the N2 and the N3 are connected with the source electrode in a grounding mode, and the drain electrode and the grid electrode of the N1 are connected with the power supply voltage;
the current in the N2 is used for generating a self-bias voltage of a PMOS common-source common-gate current source composed of a PMOS tube P1 and a PMOS tube P2, wherein the drain electrode of the N2 is connected with one end of a resistor R1, the other end of the R1 is connected with the drain electrode of the P2, the source electrode of the P2 is connected with the drain electrode of the P1, the source electrode of the P1 is connected with a power supply voltage, the grid electrode of the P1 is connected with the grid electrode of a PMOS tube P3 and the other end of the R1, the grid electrode of the P2 is connected with the grid electrode of a PMOS tube P4 and one end of the R1, and the P3 and the P4 form the common-source common-gate current source;
the current in the N3 is used for generating bias voltage of a common-source common-gate amplifier composed of a PMOS tube P5 and a PMOS tube P6, wherein a grid electrode of the P6 is connected with a grid electrode of the P2 and one end of the R1, the grid electrode of the P5 is connected with a drain electrode of the P4 and a source electrode of the PMOS tube P9, the source electrode of the P5 is connected with a power supply voltage, the drain electrode of the P5 is connected with the source electrode of the P6, and the drain electrode of the P6 is connected with the grid electrode of the P9 and the drain electrode of the N3;
the current of the common-source common-gate current source composed of P3 and P4 flows into a self-bias circuit composed of a resistor R2, an NMOS tube N4 and an NMOS tube N5 through P9 to generate grid voltages of N4 and N5, wherein N4 and N5 compose the common-source common-gate current source, one end of R2 is connected with a drain electrode of P9 and a grid electrode of N4, the other end of R2 is connected with a drain electrode of N4 and a grid electrode of N5, a source electrode of N4 is connected with a drain electrode of N5, and a source electrode of N5 is grounded.
In some of these embodiments, further comprising:
the PMOS cascode current source consists of two PMOS tubes, wherein the grid electrode of one PMOS tube is connected with the grid electrode of P1, and the grid electrode of the other PMOS tube is connected with the grid electrode of P2;
and the NMOS cascode current source consists of two NMOS tubes, wherein the grid electrode of one NMOS tube is connected with the grid electrode of N4, and the grid electrode of the other NMOS tube is connected with the grid electrode of N5.
In some of these embodiments, the power supply voltage is greater than a sum of a first voltage, a second voltage, a third voltage, and a fourth voltage, wherein the first voltage is a voltage between the P3 source and the drain, the second voltage is a voltage between the P4 source and the drain, the third voltage is a voltage between the P9 source and the gate, and the fourth voltage is a voltage between the N3 drain and the source.
Compared with the prior art, the bias current generating circuit with low dependence on the power supply voltage provided by the embodiment of the application comprises a current mirror formed by adding N3, P5, P6, P9, N3, N2 and N1, wherein the input current is copied into two paths of bias currents, the current in N2 is used for generating the self-bias voltage of the PMOS common-source common-gate current source, namely the grid voltages of P1 and P2, and under the action of the two grid voltages, P3 and P4 form a common-source common-gate current source; the other current in N3 provides bias for the common-source common-gate amplifier formed by P5 and P6, the grid electrode of P6 is connected with the grid electrode of P2, the grid electrode of P5 is connected with the drain electrode of P4 and the source electrode of P9, the current of the common-source common-gate current sources of P3 and P4 flows into the self-bias circuit formed by R2, N4 and N5 after flowing through P9, the grid voltages of N4 and N5 are generated, the problem that circuit system is out of balance when bias current is reduced by the power voltage in the related art is solved, and the effect that the bias current provided by the bias circuit can be more accurately equal when the power voltage is changed in a larger range is realized.
The details of one or more embodiments of the application are set forth in the accompanying drawings and the description below to provide a more thorough understanding of the other features, objects, and advantages of the application.
Drawings
The accompanying drawings, which are included to provide a further understanding of the application and are incorporated in and constitute a part of this specification, illustrate embodiments of the application and together with the description serve to explain the application and do not constitute a limitation on the application. In the drawings:
FIG. 1 is a schematic diagram of a bias current generation circuit of a rail-to-rail push-pull output op-amp according to the related art;
fig. 2 is a schematic diagram of a bias current generating circuit with low dependence on supply voltage according to an embodiment of the application.
Detailed Description
The present application will be described and illustrated with reference to the accompanying drawings and examples in order to make the objects, technical solutions and advantages of the present application more apparent. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the application. All other embodiments, which can be made by a person of ordinary skill in the art based on the embodiments provided by the present application without making any inventive effort, are intended to fall within the scope of the present application.
It is apparent that the drawings in the following description are only some examples or embodiments of the present application, and it is possible for those of ordinary skill in the art to apply the present application to other similar situations according to these drawings without inventive effort. Moreover, it should be appreciated that while such a development effort might be complex and lengthy, it would nevertheless be a routine undertaking of design, fabrication, or manufacture for those of ordinary skill having the benefit of this disclosure, and thus should not be construed as having the benefit of this disclosure.
Reference in the specification to "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment may be included in at least one embodiment of the application. The appearances of such phrases in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. It is to be expressly and implicitly understood by those of ordinary skill in the art that the described embodiments of the application can be combined with other embodiments without conflict.
Unless defined otherwise, technical or scientific terms used herein should be given the ordinary meaning as understood by one of ordinary skill in the art to which this application belongs. The terms "a," "an," "the," and similar referents in the context of the application are not to be construed as limiting the quantity, but rather as singular or plural. The terms "comprising," "including," "having," and any variations thereof, are intended to cover a non-exclusive inclusion; for example, a process, method, system, article, or apparatus that comprises a list of steps or modules (elements) is not limited to only those steps or elements but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus. The terms "connected," "coupled," and the like in connection with the present application are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. The term "plurality" as used herein means two or more. "and/or" describes an association relationship of an association object, meaning that there may be three relationships, e.g., "a and/or B" may mean: a exists alone, A and B exist together, and B exists alone. The character "/" generally indicates that the context-dependent object is an "or" relationship. The terms "first," "second," "third," and the like, as used herein, are merely distinguishing between similar objects and not representing a particular ordering of objects.
Technical terms in the embodiment of the present application are explained as follows:
(1) MOS: MOS refers to a metal-oxide-semiconductor field effect transistor, which can convert the change of input voltage into the change of output current, and is the most widely used device in integrated circuits.
(2) The CMOS process comprises the following steps: the semiconductor process capable of providing the P-type MOS tube and the N-type MOS tube simultaneously is the mainstream process of the current integrated circuit.
(3) Current source: a single-port circuit basic unit has better performance when the dependence of output current on output voltage is lower.
(4) Channel length modulation effect: the channel current of the MOS transistor biased in the saturation region increases with the increase of the drain-source voltage and vice versa.
The present embodiment provides a bias current generating circuit having low dependency on a power supply voltage. Fig. 2 is a schematic diagram of a bias current generating circuit with low dependence on supply voltage according to an embodiment of the application, as shown in fig. 2, the circuit comprising:
the current mirror is composed of an NMOS tube N1, an NMOS tube N2 and an NMOS tube N3 and is used for copying input current into two paths of bias currents, wherein the grid electrodes of the N1, the N2 and the N3 are connected with the source electrode in a grounding mode, and the drain electrode and the grid electrode of the N1 are connected with the power supply voltage;
the current in the N2 is used for generating a self-bias voltage of a PMOS common-source common-gate current source composed of a PMOS tube P1 and a PMOS tube P2, wherein the drain electrode of the N2 is connected with one end of a resistor R1, the other end of the R1 is connected with the drain electrode of the P2, the source electrode of the P2 is connected with the drain electrode of the P1, the source electrode of the P1 is connected with a power supply voltage, the grid electrode of the P1 is connected with the grid electrode of a PMOS tube P3 and the other end of the R1, the grid electrode of the P2 is connected with the grid electrode of a PMOS tube P4 and one end of the R1, and the P3 and the P4 form the common-source common-gate current source;
the current in the N3 is used for generating bias voltage of a common-source common-gate amplifier composed of a PMOS tube P5 and a PMOS tube P6, wherein a grid electrode of the P6 is connected with a grid electrode of the P2 and one end of the R1, the grid electrode of the P5 is connected with a drain electrode of the P4 and a source electrode of the PMOS tube P9, the source electrode of the P5 is connected with a power supply voltage, the drain electrode of the P5 is connected with the source electrode of the P6, and the drain electrode of the P6 is connected with the grid electrode of the P9 and the drain electrode of the N3;
the current of the common-source common-gate current source composed of P3 and P4 flows into a self-bias circuit composed of a resistor R2, an NMOS tube N4 and an NMOS tube N5 through P9 to generate grid voltages of N4 and N5, wherein N4 and N5 compose the common-source common-gate current source, one end of R2 is connected with a drain electrode of P9 and a grid electrode of N4, the other end of R2 is connected with a drain electrode of N4 and a grid electrode of N5, a source electrode of N4 is connected with a drain electrode of N5, and a source electrode of N5 is grounded.
In some of these embodiments, the current may further comprise:
the PMOS cascode current source consists of two PMOS tubes, wherein the grid electrode of one PMOS tube is connected with the grid electrode of P1, and the grid electrode of the other PMOS tube is connected with the grid electrode of P2;
and the NMOS cascode current source consists of two NMOS tubes, wherein the grid electrode of one NMOS tube is connected with the grid electrode of N4, and the grid electrode of the other NMOS tube is connected with the grid electrode of N5.
In addition to the conventional bias structure, the key point of the embodiment of the application is to add N3, P5, P6 and P9. N3, N2 and N1 form a current mirror, input current IREF is copied into two paths of bias current, current in N2 is used for generating self bias voltage of PMOS (P-channel metal oxide semiconductor) cascode current sources, namely grid voltage of P1 and P2, under the action of the two grid voltages, P3, P4, P7 and P8 form a plurality of PMOS cascode current sources, and a plurality of groups of PMOS cascode current sources IBP1 can be generated according to requirements. The other current in N3 provides bias for the common-source common-gate amplifier formed by P5 and P6 pipes, the grid electrode of P6 is connected with the grid electrode of P2, the grid electrode of P5 is connected with the drain electrode of P4 and the source electrode of P9, the current of the P3 and P4 common-source common-gate current sources flows into the self-bias circuit formed by R2, N4 and N5 after flowing through P9, the grid voltages of N4 and N5, namely the grid voltages of N6 and N7 are generated, and a plurality of groups of NMOS common-source common-gate current sources IBN1 can be generated according to the requirement. The embodiment of the application only needs to add one path of bias current, but the current increase is very low in cost for the whole biased circuit.
In some of these embodiments, the power supply voltage is greater than a sum of a first voltage, a second voltage, a third voltage, and a fourth voltage, wherein the first voltage is a voltage between the P3 source and the drain, the second voltage is a voltage between the P4 source and the drain, the third voltage is a voltage between the P9 source and the gate, and the fourth voltage is a voltage between the N3 drain and the source.
In the embodiment of the application, as long as the drop of the power supply voltage does not lead N3 to enter the linear region, namely VDD>V dsatP3 +V dsatP4 +V sgatP9 +V dsatN3 The gate voltage of P5 is always approximately equal to the gate voltages of P1, P3, P7, i.e. the drain voltages of P2 and P4 are approximately equal, which ensures a high approximation of the current mirror of P1, P2 to P3, P4. Thus, the first and second substrates are bonded together,approximately equal between the NMOS bias current and the PMOS bias current is ensured with the same dimensional ratio.
The bias circuit provided by the embodiment of the application has the advantage of being more accurate and equal in bias current, and can still ensure the bias current when the power supply voltage changes within a larger range, which is beneficial to the bias of the whole circuit in a more ideal state.
The technical features of the above-described embodiments may be arbitrarily combined, and all possible combinations of the technical features in the above-described embodiments are not described for brevity of description, however, as long as there is no contradiction between the combinations of the technical features, they should be considered as the scope of the description.
The above examples illustrate only a few embodiments of the application, which are described in detail and are not to be construed as limiting the scope of the application. It should be noted that it will be apparent to those skilled in the art that several variations and modifications can be made without departing from the spirit of the application, which are all within the scope of the application. Accordingly, the scope of protection of the present application is to be determined by the appended claims.
Claims (3)
1. A bias current generating circuit having a low dependence on a power supply voltage, comprising:
the current mirror is composed of an NMOS tube N1, an NMOS tube N2 and an NMOS tube N3 and is used for copying input current into two paths of bias currents, wherein the grid electrodes of the N1, the N2 and the N3 are connected with the source electrode in a grounding mode, and the drain electrode and the grid electrode of the N1 are connected with the power supply voltage;
the current in the N2 is used for generating a self-bias voltage of a PMOS common-source common-gate current source composed of a PMOS tube P1 and a PMOS tube P2, wherein the drain electrode of the N2 is connected with one end of a resistor R1, the other end of the R1 is connected with the drain electrode of the P2, the source electrode of the P2 is connected with the drain electrode of the P1, the source electrode of the P1 is connected with a power supply voltage, the grid electrode of the P1 is connected with the grid electrode of a PMOS tube P3 and the other end of the R1, the grid electrode of the P2 is connected with the grid electrode of a PMOS tube P4 and one end of the R1, and the P3 and the P4 form the common-source common-gate current source;
the current in the N3 is used for generating bias voltage of a common-source common-gate amplifier composed of a PMOS tube P5 and a PMOS tube P6, wherein a grid electrode of the P6 is connected with a grid electrode of the P2 and one end of the R1, the grid electrode of the P5 is connected with a drain electrode of the P4 and a source electrode of the PMOS tube P9, the source electrode of the P5 is connected with a power supply voltage, the drain electrode of the P5 is connected with the source electrode of the P6, and the drain electrode of the P6 is connected with the grid electrode of the P9 and the drain electrode of the N3;
the current of the common-source common-gate current source composed of P3 and P4 flows into a self-bias circuit composed of a resistor R2, an NMOS tube N4 and an NMOS tube N5 through P9 to generate grid voltages of N4 and N5, wherein N4 and N5 compose the common-source common-gate current source, one end of R2 is connected with a drain electrode of P9 and a grid electrode of N4, the other end of R2 is connected with a drain electrode of N4 and a grid electrode of N5, a source electrode of N4 is connected with a drain electrode of N5, and a source electrode of N5 is grounded.
2. The bias current generating circuit of claim 1, further comprising:
the PMOS cascode current source consists of two PMOS tubes, wherein the grid electrode of one PMOS tube is connected with the grid electrode of P1, and the grid electrode of the other PMOS tube is connected with the grid electrode of P2;
and the NMOS cascode current source consists of two NMOS tubes, wherein the grid electrode of one NMOS tube is connected with the grid electrode of N4, and the grid electrode of the other NMOS tube is connected with the grid electrode of N5.
3. The bias current generating circuit according to claim 1 or 2, wherein the power supply voltage is larger than a sum of a first voltage, a second voltage, a third voltage, and a fourth voltage, wherein the first voltage is a voltage between a P3 source and a drain, the second voltage is a voltage between a P4 source and a drain, the third voltage is a voltage between a P9 source and a gate, and the fourth voltage is a voltage between an N3 drain and a source.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311201035.7A CN117111672A (en) | 2023-09-18 | 2023-09-18 | Bias current generating circuit with low dependence on power supply voltage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311201035.7A CN117111672A (en) | 2023-09-18 | 2023-09-18 | Bias current generating circuit with low dependence on power supply voltage |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117111672A true CN117111672A (en) | 2023-11-24 |
Family
ID=88800128
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311201035.7A Pending CN117111672A (en) | 2023-09-18 | 2023-09-18 | Bias current generating circuit with low dependence on power supply voltage |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117111672A (en) |
-
2023
- 2023-09-18 CN CN202311201035.7A patent/CN117111672A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2009535829A (en) | Ultra-low power analog compensation circuit | |
| CN104216455B (en) | For the low-power consumption reference voltage source circuit of 4G communication chip | |
| US20120126873A1 (en) | Constant current circuit and reference voltage circuit | |
| KR101163457B1 (en) | Low Voltage Regulated Cascade Circuits and CMOS Analog Circuits | |
| US20150002231A1 (en) | Quiescent current equalization method, output stage circuit, class ab amplifier and electronic device | |
| CN109947172B (en) | Mirror current source circuit with low voltage drop and high output resistance | |
| WO2008144722A2 (en) | Class ab output stage and method for providing wide supply voltage range | |
| EP1385075A2 (en) | Semiconductor integrated circuit device | |
| US7956686B2 (en) | Differential amplifier with symmetric circuit topology | |
| CN201097251Y (en) | Standard voltage generation circuit with gap | |
| US8729883B2 (en) | Current source with low power consumption and reduced on-chip area occupancy | |
| CN102006022B (en) | Low voltage operational amplifier based on CMOS (complementary metal oxide semiconductor) process | |
| CN220795711U (en) | Bias current generating circuit with low dependence on power supply voltage | |
| CN117111672A (en) | Bias current generating circuit with low dependence on power supply voltage | |
| CN201018463Y (en) | Single side lagging comparators | |
| CN112928998B (en) | Bipolar transistor amplifier | |
| CN112260655A (en) | Folding operational amplifier and band-gap reference circuit with asymmetric triode input | |
| CN114679169B (en) | High-speed ADC input buffer with PVT constant bias circuit | |
| CN116633116B (en) | Low-power consumption current source, current source circuit, chip and electronic equipment with low-power consumption current source circuit | |
| CN100429865C (en) | Constant-current generating circuit | |
| CN116931637B (en) | Current source degenerate point transition control circuit, chip, current source and electronic equipment | |
| Kumar | Low-voltage current-mode analog cells | |
| CN108628379A (en) | Bias circuit | |
| CN115275956B (en) | Current compensation circuit and amplifier circuit of matched diode protection unit | |
| CN116760371B (en) | Bias circuit for rail-to-rail input operational amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |