CN116682846A - Defect barrier structure and method for silicon carbide epitaxial layer - Google Patents

Defect barrier structure and method for silicon carbide epitaxial layer Download PDF

Info

Publication number
CN116682846A
CN116682846A CN202310682017.9A CN202310682017A CN116682846A CN 116682846 A CN116682846 A CN 116682846A CN 202310682017 A CN202310682017 A CN 202310682017A CN 116682846 A CN116682846 A CN 116682846A
Authority
CN
China
Prior art keywords
silicon carbide
layer
defect
defect barrier
epitaxial layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310682017.9A
Other languages
Chinese (zh)
Inventor
胡智威
蔡清富
蔡长祐
陈威佑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Baishi Electronic Technology Co ltd
Original Assignee
Nanjing Baishi Electronic Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Baishi Electronic Technology Co ltd filed Critical Nanjing Baishi Electronic Technology Co ltd
Priority to CN202310682017.9A priority Critical patent/CN116682846A/en
Publication of CN116682846A publication Critical patent/CN116682846A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/16Controlling or regulating
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/186Epitaxial-layer growth characterised by the substrate being specially pre-treated by, e.g. chemical or physical means
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/36Carbides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02378Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02441Group 14 semiconducting materials
    • H01L21/02447Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02502Layer structure consisting of two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02529Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608Silicon carbide
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Ceramic Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

The application discloses a defect barrier structure and a defect barrier method for a silicon carbide epitaxial layer, wherein the defect barrier structure comprises at least one silicon carbide buffer layer arranged between a silicon carbide substrate and the silicon carbide epitaxial layer, and at least one silicon carbide defect barrier layer grown between the silicon carbide substrate and the silicon carbide buffer layer. The doping concentration of the silicon carbide defect barrier layer is higher than that of the silicon carbide substrate, and the doping concentration of the silicon carbide defect barrier layer is 5E18/cm 3 ~7.5E18/cm 3 Between them; the thickness of the silicon carbide defect barrier layer is between 4 and 10 mu m. The defect barrier layer of the technical proposal can generate slight lattice distortion displacement, change the primary lattice vector of the vertical dislocation of the substrate, reduce the driving force of the vertical dislocation extending upwards to the epitaxial layer, thereby reducing the defect quantity in the epitaxial layer and on the surface, and leading the defect density of the epitaxial layer to be lower than 1/cm 2 And the performance and yield of the device are improved.

Description

Defect barrier structure and method for silicon carbide epitaxial layer
The application is a divisional application of 2022, 02, 22, CN202210161021.6 and entitled defect barrier Structure and method for silicon carbide epitaxial layer.
Technical Field
The application belongs to the field of silicon carbide semiconductor devices, and particularly relates to a defect barrier structure and a defect barrier method for a silicon carbide epitaxial layer.
Background
The silicon carbide material is suitable for manufacturing electronic devices such as high temperature, high frequency, high power, radiation resistance, corrosion resistance and the like, has wide application prospect in the aspects of communication, automobiles, aviation, aerospace, oil exploitation, national defense and the like, and belongs to an international high-end advanced material. In order to realize the development of silicon carbide electronic devices, homoepitaxy must be performed on a silicon carbide substrate to grow the epitaxial structure required for the device.
The silicon carbide epitaxial layer produced in the prior art has the structure that a layer of concentration buffer layer is stacked on a high-concentration doped silicon carbide substrate, and epitaxial layers with different thicknesses and doping concentrations are grown on the buffer layer according to the pressure-resistant design. In general, the buffer layer has a direct effect on the number of surface defects of the epitaxial layer. The existing epitaxial technology can effectively control defects with larger surface size, such as triangular defects, carrot defects, linear defects, comet defects and the like, and the growth technology of the buffer layer is beneficial to different growth temperatures or different growth rate combinations so as to achieve the purpose of reducing the surface defects of the subsequent epitaxial layer. The defect density of the epitaxial layer grown by the above technique is about 1/cm 2 . For high voltage devices, the number of defect densities is still too high, which can easily affect device performance and reduce yield.
Disclosure of Invention
The application aims to: the application aims to provide a defect barrier structure of a silicon carbide epitaxial layer, which can simultaneously reduce the surface defects of the epitaxial layer and the stacking dislocation defect density in the epitaxial layer and produce the high-quality silicon carbide epitaxial layer.
Another object of the present application is to provide a method for forming a defect barrier for a silicon carbide epitaxial layer, which can obtain the above defect barrier structure and can reduce the defect density of the epitaxial layer to less than 1/cm 2 And the performance and yield of the device are improved.
The technical scheme is as follows: the defect barrier structure of the silicon carbide epitaxial layer comprises at least one silicon carbide buffer layer arranged between a silicon carbide substrate and the silicon carbide epitaxial layer, and at least one silicon carbide defect barrier layer grown between the silicon carbide substrate and the silicon carbide buffer layer; the nitrogen doping concentration of the silicon carbide defect barrier layer is higher than that of the silicon carbide substrate; the nitrogen doping concentration of the silicon carbide defect barrier layer is 5E18/cm 3 ~7.5E18/cm 3 Between them; the thickness of the silicon carbide defect barrier layer is between 4 and 10 mu m.
Preferably, the nitrogen doping concentration of the silicon carbide buffer layer is 9E17/cm 3 ~2E18/cm 3 Between them.
Preferably, the silicon carbide buffer layer has a thickness of between 0.5 μm and 2 μm.
The defect blocking method of the silicon carbide epitaxial layer comprises the following steps:
s1: growing a silicon carbide defect barrier layer on a silicon carbide substrate under the conditions that the temperature is higher than 1630 ℃ and the carbon-silicon ratio is between 1.2 and 1.0, and controlling the nitrogen doping concentration of the silicon carbide defect barrier layer to be between 5E18/cm 3 ~7.5E18/cm 3 The thickness is between 4 and 10 mu m;
s2: growing a silicon carbide buffer layer on the silicon carbide defect barrier layer at 1620-1630 ℃ and with a carbon-silicon ratio of 1.0-0.9, wherein the thickness of the silicon carbide buffer layer is 0.5-2 mu m, and the growth speed is increased to 1.3-1.5 times;
s3: and growing a silicon carbide epitaxial layer on the silicon carbide buffer layer under the conditions that the temperature is less than 1620 ℃ and the carbon-silicon ratio is between 1.0 and 0.9.
Preferably, the silicon carbide substrate comprises a 6 inch n-type (0001) silicon carbide substrate having its crystal plane(s) oriented 4 ° off-axis to the <11-20> direction.
Preferably, before the silicon carbide defect barrier layer grows on the silicon carbide substrate, the silicon carbide substrate is placed into a carrying inner base of a SiC epitaxial reaction chamber, hydrogen is introduced, the growth pressure range of the reaction chamber is controlled within 10-50kpa, the temperature of the reaction chamber is raised to 1625 ℃ in the hydrogen environment, the temperature of the reaction chamber is maintained for 10 minutes, and the surface of the silicon carbide substrate is etched.
Preferably, after growing the silicon carbide epitaxial layer on the silicon carbide buffer layer, maintaining the silicon carbide buffer layer in a hydrogen environment, stopping introducing carbon-silicon gas and nitrogen, stopping introducing hydrogen when the temperature is reduced to below 800 ℃, vacuumizing the reaction chamber to below 1Kpa, introducing argon to an atmospheric pressure, and opening the reaction chamber after circulation for 5 times, and taking out the epitaxial wafer.
The beneficial effects are that: compared with the prior art, the application has the following advantages: the defect barrier layer grown under different conditions can generate slight lattice distortion displacement, change the primary lattice vector of the vertical dislocation of the substrate, reduce the driving force of the vertical dislocation extending upwards to the epitaxial layer, and further reduce the number of defects in the epitaxial layer and on the surface.
Drawings
FIG. 1 is a schematic cross-sectional view of a defect barrier structure according to an embodiment of the present application;
FIG. 2 is a surface defect test chart of a silicon carbide epitaxial structure with barrier layer;
FIG. 3 is an internal defect test chart of a silicon carbide epitaxial structure with barrier layers;
FIG. 4 is a graph of the number of surface defects of a six inch silicon carbide epitaxial layer at different barrier layer doping concentrations;
FIG. 5 is a graph of the number of surface defects of six inch silicon carbide epitaxial layers at different barrier layer thicknesses;
FIG. 6 is a graph of the number of internal defects of a six inch silicon carbide epitaxial layer at different barrier layer doping concentrations;
FIG. 7 is a graph of the number of internal defects of a six inch silicon carbide epitaxial layer at different barrier layer thicknesses;
fig. 8 is a chart illustrating SIMS nitrogen doping content analysis of a silicon carbide epitaxial wafer according to an embodiment of the present application.
Detailed Description
The technical scheme of the application is further described below with reference to the accompanying drawings.
Referring to FIG. 1, a defect barrier structure of a silicon carbide epitaxial layer according to an embodiment of the present application comprises a silicon carbide buffer layer disposed between a silicon carbide substrate and the silicon carbide epitaxial layer, and a silicon carbide defect barrier layer grown between the silicon carbide substrate and the silicon carbide buffer layer, the silicon carbide defect barrier layer having a doping concentration higher than that of the silicon carbide substrate, the doping concentration of the silicon carbide defect barrier layer being 5E18/cm 3 ~1E19/cm 3 Between them.
According to the defect barrier structure of the silicon carbide epitaxial layer, the defect barrier layer grown under different conditions can generate slight lattice distortion displacement, the Berger vector of the vertical dislocation of the substrate is changed, the driving force of the vertical dislocation extending upwards to the epitaxial layer is reduced, and the defect quantity of the inside and the surface of the epitaxial layer is reduced.
In practice, the thickness of the silicon carbide defect barrier layer is preferably greater than 0.1 μm, and the doping concentration of the silicon carbide buffer layer is preferably 9E17/cm 3 ~2E18/cm 3 The thickness is preferably between 0.5 μm and 2. Mu.m.
In this embodiment, taking a 6 inch n-type substrate as an example, the defect barrier structure of the silicon carbide epitaxial layer can be manufactured by the following method:
1) Placing a silicon carbide substrate with a 6 inch n-type (0001) crystal face which is off-axis by 4 degrees towards the <11-20> direction into a carrying inner base of a SiC epitaxial reaction chamber;
2) Introducing hydrogen, controlling the growth pressure of the reaction cavity within 10-50kpa, heating to 1625 ℃ in the hydrogen environment, maintaining the temperature of the reaction chamber for 10 minutes, and etching the surface of the substrate;
3) On an n-type silicon carbide substrate, at a higher temperature>1630 ℃ and the carbon-silicon ratio of 1.2-1.0, growing a first layer of nitrogen doped silicon carbide defect barrier layer, wherein the nitrogen doping concentration is 5.5E18/cm 3 The barrier layer growth thickness is 4um;
4) Then growing a silicon carbide buffer layer with the thickness of 1um on the first layer of defect barrier layer, wherein the growth temperature is 1625 ℃, the ratio of carbon to silicon is 1.0-0.9, and the growth speed is increased to 1.3-1.5 times;
5) In the silicon carbide epitaxial layer part, the epitaxial layer grown under the growth condition that the growth temperature is reduced to be lower than 1620 ℃ and the carbon-silicon ratio is between 1.0 and 0.9 can have the advantages of high uniformity and low epitaxial defect. FIG. 8 is a chart of SIMS analysis of nitrogen atom concentration for an embodiment of the present silicon carbide epitaxial structure;
6) And (3) maintaining the reaction chamber in a hydrogen environment, stopping introducing carbon-silicon gas and nitrogen, stopping introducing hydrogen when the temperature is reduced to below 800 ℃, vacuumizing the reaction chamber to below 1Kpa, introducing argon to an atmospheric pressure, circulating for 5 times, opening the reaction chamber, taking out the epitaxial wafer, and detecting the surface of the epitaxial wafer by using a SICA88 surface defect detector of Lasertec company, wherein the detection result is shown in figures 2 and 3. As can be seen from the pictures, the process has a surface defect density of 1/cm on the epitaxial layer compared with a silicon carbide epitaxial wafer without a defect barrier layer obtained by the same method 2 Reduced to 0.3/cm 2 The defect density in the epitaxial layer is from 2.5/cm 2 Reduced to 0.5/cm 2 And the quality of the epitaxial layer is effectively improved.
In practice, the growth of dislocations can be further terminated by adjusting the ratio of the nitrogen doping concentration to the thickness in the process of epitaxy of the defect barrier layer, and the number of defects in the epitaxial layer and on the surface can be reduced.
FIGS. 4 and 6 are, respectively, 6 inch n-type SiC substrates with a SiC defect barrier layer thickness of 4 μm having a nitrogen doping concentration of 1E18/cm 3 、2E18/cm 3 、4E18/cm 3 、5E18/cm 3 、7.5E18/cm 3 And 1E19/cm 3 The number of epitaxial layer surface defects and the number of internal defects are shown in the figure, when the nitrogen doping concentration of the silicon carbide defect barrier layer is 5E18/cm 3 And 7.5E18/cm 3 During the process, the number of defects on the surface and the inside of the epitaxial layer is steadily smaller than that of other doping concentrations, so the nitrogen doping concentration of the silicon carbide defect barrier layer is preferably 5E18/cm 3 ~7.5E18/cm 3 Between them.
FIGS. 5 and 7 are, respectively, 6 inch n-type silicon carbide substrates with a nitrogen doping concentration of 5.1E18/cm in the silicon carbide defect barrier layer 3 When the thickness of the silicon carbide defect barrier layer is 1 μm, 2 μm, 4 μm, 5 μm, 7 μm and 10 μm, respectively, the number of defects on the surface and the number of defects in the epitaxial layer are increased, and when the thickness of the silicon carbide defect barrier layer is increased to 4 μm, the number of defects in the epitaxial layer is not significantly reduced, and when the thickness is increased to 10 μm, the number of defects on the surface of the epitaxial layer tends to increase, so the thickness of the silicon carbide defect barrier layer is preferably between 4 μm and 10 μm.

Claims (7)

1. A defect barrier structure for a silicon carbide epitaxial layer comprising at least one silicon carbide buffer layer disposed between a silicon carbide substrate and a silicon carbide epitaxial layer, characterized by further comprising at least one silicon carbide defect barrier layer grown between the silicon carbide substrate and the silicon carbide buffer layer; the nitrogen doping concentration of the silicon carbide defect barrier layer is higher than that of the silicon carbide substrate; the nitrogen doping concentration of the silicon carbide defect barrier layer is 5E18/cm 3 ~7.5E18/cm 3 Between them; the thickness of the silicon carbide defect barrier layer is between 4 and 10 mu m.
2. The defect-blocking structure of claim 1, wherein the silicon carbide buffer layer has a nitrogen doping concentration of 9E17/cm 3 ~2E18/cm 3 Between them.
3. The defect barrier structure of a silicon carbide epitaxial layer according to claim 1 or 2, wherein the silicon carbide buffer layer has a thickness of between 0.5 μm and 2 μm.
4. A method of defect blocking of a silicon carbide epitaxial layer, comprising the steps of:
s1: growing a silicon carbide defect barrier layer on a silicon carbide substrate under the conditions that the temperature is higher than 1630 ℃ and the carbon-silicon ratio is between 1.2 and 1.0, and controlling the nitrogen doping concentration of the silicon carbide defect barrier layer to be between 5E18/cm 3 ~7.5E18/cm 3 The thickness is between 4 and 10 mu m;
s2: growing a silicon carbide buffer layer on the silicon carbide defect barrier layer at 1620-1630 ℃ and with a carbon-silicon ratio of 1.0-0.9, wherein the thickness of the silicon carbide buffer layer is 0.5-2 mu m, and the growth speed is increased to 1.3-1.5 times;
s3: and growing a silicon carbide epitaxial layer on the silicon carbide buffer layer under the conditions that the temperature is less than 1620 ℃ and the carbon-silicon ratio is between 1.0 and 0.9.
5. The method of claim 4, wherein the silicon carbide substrate comprises a 6 inch n-type (0001) silicon carbide substrate with its crystal plane being offset by 4 ° from the <11-20> direction.
6. The method of claim 5, further comprising placing the silicon carbide substrate into a susceptor in a SiC epitaxial reaction chamber, introducing hydrogen, controlling the growth pressure of the reaction chamber to be within 10-50kpa, heating to 1625 ℃ in the presence of hydrogen, maintaining the temperature of the reaction chamber for 10 minutes, and etching the surface of the silicon carbide substrate.
7. The method of claim 4, further comprising maintaining the silicon carbide epitaxial layer on the silicon carbide buffer layer in a hydrogen atmosphere, stopping introducing the silicon carbide gas and nitrogen gas, stopping introducing hydrogen gas when the temperature is reduced to below 800 ℃, vacuumizing the reaction chamber to below 1Kpa, introducing argon gas to an atmospheric pressure, and opening the reaction chamber after 5 times of circulation, and taking out the epitaxial wafer.
CN202310682017.9A 2022-02-22 2022-02-22 Defect barrier structure and method for silicon carbide epitaxial layer Pending CN116682846A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310682017.9A CN116682846A (en) 2022-02-22 2022-02-22 Defect barrier structure and method for silicon carbide epitaxial layer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202310682017.9A CN116682846A (en) 2022-02-22 2022-02-22 Defect barrier structure and method for silicon carbide epitaxial layer
CN202210161021.6A CN114883175B (en) 2022-02-22 2022-02-22 Defect barrier structure and method for silicon carbide epitaxial layer

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN202210161021.6A Division CN114883175B (en) 2022-02-22 2022-02-22 Defect barrier structure and method for silicon carbide epitaxial layer

Publications (1)

Publication Number Publication Date
CN116682846A true CN116682846A (en) 2023-09-01

Family

ID=82667734

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202210161021.6A Active CN114883175B (en) 2022-02-22 2022-02-22 Defect barrier structure and method for silicon carbide epitaxial layer
CN202310682017.9A Pending CN116682846A (en) 2022-02-22 2022-02-22 Defect barrier structure and method for silicon carbide epitaxial layer

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN202210161021.6A Active CN114883175B (en) 2022-02-22 2022-02-22 Defect barrier structure and method for silicon carbide epitaxial layer

Country Status (1)

Country Link
CN (2) CN114883175B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116805576A (en) * 2023-03-31 2023-09-26 南京百识电子科技有限公司 Control method for reducing growth of barrier layer of epitaxial defect of silicon carbide

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7199442B2 (en) * 2004-07-15 2007-04-03 Fairchild Semiconductor Corporation Schottky diode structure to reduce capacitance and switching losses and method of making same
EP2385159B1 (en) * 2007-07-26 2012-11-28 Ecotron Co., Ltd. Method for producing sic epitaxial substrate
WO2015170500A1 (en) * 2014-05-08 2015-11-12 三菱電機株式会社 Sic epitaxial wafer and method for manufacturing silicon carbide semiconductor device
CN105826186B (en) * 2015-11-12 2018-07-10 中国电子科技集团公司第五十五研究所 The growing method of great surface quality silicon carbide epitaxial layers
JP6703915B2 (en) * 2016-07-29 2020-06-03 富士電機株式会社 Silicon carbide semiconductor substrate, method of manufacturing silicon carbide semiconductor substrate, semiconductor device, and method of manufacturing semiconductor device
CN106711031B (en) * 2016-12-15 2019-08-20 中国电子科技集团公司第五十五研究所 Reduce the method that base plane dislocation influences silicon carbide epitaxial layers
CN112670165B (en) * 2020-12-24 2022-11-01 南京百识电子科技有限公司 Growth method of silicon carbide epitaxial bottom layer

Also Published As

Publication number Publication date
CN114883175B (en) 2023-08-18
CN114883175A (en) 2022-08-09

Similar Documents

Publication Publication Date Title
WO2018108006A1 (en) Method for reducing silicon carbide epitaxial basal plane dislocation density
CN112670165B (en) Growth method of silicon carbide epitaxial bottom layer
CN111029246B (en) Method for reducing triangular defects in SiC epitaxial layer
US20060073707A1 (en) Low 1c screw dislocation 3 inch silicon carbide wafer
CN111725072B (en) High-quality gallium oxide film with stable electron concentration and preparation method thereof
JP2008290898A (en) Low-resistivity silicon carbide single crystal substrate
JP2007230823A (en) Method for manufacturing silicon carbide single crystal ingot, and silicon carbide single crystal ingot
US20240183063A1 (en) Method for sic step flow growth by regulating growth monmoers using chemical potential under non-equilibrium condition
CN113445004B (en) AlN thin film and preparation method and application thereof
CN111681947B (en) Epitaxial method for reducing stacking fault defects of epitaxial wafer and application thereof
CN106711022A (en) Preparation method for growing silicon carbide epitaxial film with clear doping interface
CN114883175B (en) Defect barrier structure and method for silicon carbide epitaxial layer
CN115832018A (en) 4H-SiC epitaxial structure for controlling TSD defects and growth method
KR20230169109A (en) How to Grow High-Quality Single Crystal Silicon Carbide
CN116613056B (en) Method for reducing surface defects of silicon carbide epitaxial film
CN116825620A (en) Method for reducing surface defects of silicon carbide epitaxial wafer
CN112687525A (en) Epitaxial method for improving quality of ultrathin gallium nitride field effect transistor
CN113380604B (en) 4H-SiC material with atomic level step morphology and etching method thereof
CN115938940A (en) Boron nitride Van der Waals epitaxial gallium nitride microwave material and growth method
TW202340551A (en) Nitride semiconductor substrate and method for manufacturing the same
CN113078205B (en) SiC epitaxial structure based on Al-N codoping and preparation method thereof
CN113089091A (en) Boron nitride template and preparation method thereof
CN112750689A (en) Gallium nitride material with gallium polar surface and homoepitaxial growth method
US10304989B2 (en) Fabrication and use of large-grain templates for epitaxial deposition of semiconductor materials
CN114438595B (en) Gallium nitride epitaxial growth method beneficial to improving heat dissipation

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination