CN116048904A - UART serial port debugging method, UART serial port debugging device, management board card and medium - Google Patents

UART serial port debugging method, UART serial port debugging device, management board card and medium Download PDF

Info

Publication number
CN116048904A
CN116048904A CN202310141275.6A CN202310141275A CN116048904A CN 116048904 A CN116048904 A CN 116048904A CN 202310141275 A CN202310141275 A CN 202310141275A CN 116048904 A CN116048904 A CN 116048904A
Authority
CN
China
Prior art keywords
uart
serial port
signal
usb
target
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310141275.6A
Other languages
Chinese (zh)
Inventor
王超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Electronic Information Industry Co Ltd
Original Assignee
Inspur Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Electronic Information Industry Co Ltd filed Critical Inspur Electronic Information Industry Co Ltd
Priority to CN202310141275.6A priority Critical patent/CN116048904A/en
Publication of CN116048904A publication Critical patent/CN116048904A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/267Reconfiguring circuits for testing, e.g. LSSD, partitioning
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Information Transfer Systems (AREA)

Abstract

The application discloses a UART serial port debugging method, device, management board card and medium, relates to the technical field of storage, and comprises the following steps: determining a current UART serial port of a complex editable logic device, so that the complex editable logic device outputs a target UART signal through the current UART serial port; acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip; and outputting the USB signal to a target terminal through a USB interface on the management board card. Therefore, the UART-USB conversion chip can convert UART signals into USB signals, and the USB interface is arranged on the management board card, so that the function of outputting the USB signals through the serial port is realized. By adopting the USB signal for transmission, the stability of signal transmission can be improved.

Description

UART serial port debugging method, UART serial port debugging device, management board card and medium
Technical Field
The present invention relates to the field of storage technologies, and in particular, to a UART serial port debugging method, device, management board card, and medium.
Background
In the field of large data volume and high speed storage, with the increase of the number of cases in the whole equipment, the debugging of the equipment is frequent, especially in the development stage of the equipment. Because development cycle is generally longer, the interface that equipment frequently used is serial ports equipment in the debugging process, prints through the serial ports, and especially server equipment and storage mainboard relate to multiple debugging interfaces, and the in-process is accompanied with the problem that serial ports equipment loses, damages, reduces development efficiency greatly, has also increased the purchase kind of material on the material of preparing simultaneously.
In summary, how to improve the development efficiency and reduce the material types is a problem to be solved at present.
Disclosure of Invention
Accordingly, the present invention is directed to a UART serial port debugging method, device, management board and medium, which can improve development efficiency and reduce material types. The specific scheme is as follows:
in a first aspect, the present application discloses a UART serial port debugging method, including:
determining a current UART serial port of a complex editable logic device, so that the complex editable logic device outputs a target UART signal through the current UART serial port;
acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip;
and outputting the USB signal to a target terminal through a USB interface on the management board card.
Optionally, before determining the current UART serial port of the complex editable logic device, so that the complex editable logic device outputs the target UART signal through the current UART serial port, the method further includes:
outputting UART signals to the complex editable logic device through a serial port by a baseboard management controller; the signal types of the UART signals comprise a first type of UART signals output by the baseboard management controller and a second type of UART signals output by the south bridge chip.
Optionally, the second type UART signal is a UART signal that is output through a UART serial port and is obtained by analyzing an ESPI signal output by the south bridge chip by the baseboard management controller.
Optionally, the determining the current UART serial port of the complex editable logic device includes:
and determining a corresponding target UART serial port according to the signal type of the UART signal output by the substrate management controller, and taking the target UART serial port as a current UART serial port of the complex editable logic device.
Optionally, in the process of determining the corresponding target UART serial port according to the signal type of the UART signal output by the baseboard management controller, the method further includes:
if the signal type of the UART signal is a first type of UART signal, the corresponding target UART serial port is a first UART serial port;
if the signal type of the UART signal is the second type UART signal, the corresponding target UART serial port is the second UART serial port.
In a second aspect, the present application discloses a UART serial port debugging device, including:
the UART signal output module is used for determining the current UART serial port of the complex editable logic device so that the complex editable logic device outputs a target UART signal through the current UART serial port;
the UART signal conversion module is used for acquiring the target UART signal output by the complex editable logic device and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip;
and the USB signal output module is used for outputting the USB signal to the target terminal through a USB interface on the management board card.
In a third aspect, the present application discloses a UART serial port debug management board, which is configured to implement the steps of the UART serial port debug method according to any one of claims 1 to 5, including:
the URAT serial port is used for acquiring UART signals output by the complex editable logic device;
the UART-USB converting chip is used for converting UART signals into USB signals;
the USB interface is used for outputting USB signals.
Optionally, in the UART serial port debugging management board, the URAT serial port is connected to the USB interface through the UART-USB conversion chip.
Optionally, the UART serial port debugging management board further includes two network ports.
In a fourth aspect, the present application discloses a computer-readable storage medium for storing a computer program; the computer program, when executed by the processor, implements the steps of the UART serial port debugging method disclosed above.
Therefore, the current UART serial port of the complex editable logic device is determined, so that the complex editable logic device outputs a target UART signal through the current UART serial port; acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip; and outputting the USB signal to a target terminal through a USB interface on the management board card. Therefore, after the current UART serial port of the complex editable logic device is determined, the target UART signal is output through the current UART serial port, after the management board card acquires the target UART signal, the target UART signal is converted into a corresponding USB signal by utilizing the preset UART-USB conversion chip, and then the USB signal serial port is output to the target terminal through the USB interface on the management board card. That is, through the USB interface on UART-USB converting chip and the management board card, the USB interface of the management board card can be used for debugging through using 1 cable of the USB-USB interface, so that the material types are reduced, the development efficiency is improved, the debugging is easier to carry out in the debugging process, and the preparation time for debugging is greatly shortened. In addition, the USB interface is adopted to output USB signals for transmission, so that the stability of signal transmission is improved.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings that are required to be used in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only embodiments of the present invention, and that other drawings may be obtained according to the provided drawings without inventive effort to a person skilled in the art.
FIG. 1 is a flow chart of a UART serial debugging method disclosed in the present application;
FIG. 2 is a flowchart of a specific UART serial debugging method disclosed in the present application;
fig. 3 is a schematic diagram of connection between a specific motherboard and a management board disclosed in the present application;
FIG. 4 is a schematic structural diagram of a UART serial debugging device disclosed in the present application;
fig. 5 is a block diagram of a UART serial port debug management board disclosed in the present application.
Detailed Description
The following description of the technical solutions in the embodiments of the present application will be made clearly and completely with reference to the drawings in the embodiments of the present application, and it is apparent that the described embodiments are only some embodiments of the present invention, not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
In the field of large data volume and high speed storage, with the increase of the number of cases in the whole equipment, the debugging of the equipment is frequent, especially in the development stage of the equipment. Because development cycle is generally longer, the interface that equipment frequently used is serial ports equipment in the debugging process, prints through the serial ports, and especially server equipment and storage mainboard relate to multiple debugging interfaces, and the in-process is accompanied with the problem that serial ports equipment loses, damages, reduces development efficiency greatly, has also increased the purchase kind of material on the material of preparing simultaneously. Therefore, the embodiment of the application discloses a UART serial port debugging method, a UART serial port debugging device, a management board card and a UART serial port debugging medium, which can improve development efficiency and reduce material types.
Referring to fig. 1, an embodiment of the present application discloses a UART serial port debugging method, which includes:
step S11: and determining the current UART serial port of the complex editable logic device so that the complex editable logic device outputs a target UART signal through the current UART serial port.
In this embodiment, the current UART (Universal Asynchronous Receiver/Transmitter, i.e., universal asynchronous receiver Transmitter) serial port used by the complex editable logic device (Complex Programmable Logic Device, i.e., CPLD) is first determined, so that the complex editable logic device outputs the acquired target UART signal through the current UART serial port. It can be appreciated that the complex editable logic device may implement the UART serial port switching operation.
Step S12: and acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip.
In this embodiment, after the management board obtains the target UART signal output by the complex editable logic, the target UART signal is converted into a corresponding USB (Universal Serial Bus, i.e., universal serial bus) signal by using a preset UART-USB conversion chip. It can be understood that, in the embodiment of the present application, a uart_usb conversion chip is added to the management board card, so as to convert UART signals into USB signals, thereby implementing a function that the serial port transmits with a USB interface.
Step S13: and outputting the USB signal to a target terminal through a USB interface on the management board card.
In this embodiment, the USB signal is output to the target terminal through the USB interface on the management board, where the target terminal may specifically be a computer terminal. It can be understood that in the prior art, the original interface on the management board is a PS2 interface, and in the embodiment of the present application, the PS2 interface on the management board is replaced by a USB interface, and the original implementation function of the interface is maintained. Through the scheme, on one hand, a standard USB interface is adopted on the management board card, so that the plug is more stable in structural design; on the other hand, only a standard USB interface is adopted, other interface types are not added, the types of materials are reduced, and material normalization is realized.
Therefore, a UART-USB converting chip is added on the management board card and is used for converting UART signals into USB signals output by the USB interface; and change the original PS2 interface of management integrated circuit board into the USB interface, later when debugging through the management integrated circuit board, only use a USB-USB interface cable, one end connects the management integrated circuit board, the other end connects the target terminal, can realize the function of serial ports, has improved development efficiency. In addition, it should be pointed out that the debugging cable adopts a standard USB cable, so that the debugging is easier to debug by hands, UART debugging equipment does not need to be coordinated, the debugging preparation time is greatly shortened, in addition, the USB interface uses differential signals, so that the signal transmission is more stable, namely, the serial port adopts USB signals for transmission, the stability of the signals is improved, and the signal transmission is more stable.
Therefore, the current UART serial port of the complex editable logic device is determined, so that the complex editable logic device outputs a target UART signal through the current UART serial port; acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip; and outputting the USB signal to a target terminal through a USB interface on the management board card. Therefore, after the current UART serial port of the complex editable logic device is determined, the target UART signal is output through the current UART serial port, after the management board card acquires the target UART signal, the target UART signal is converted into a corresponding USB signal by utilizing the preset UART-USB conversion chip, and then the USB signal serial port is output to the target terminal through the USB interface on the management board card. That is, through the USB interface on UART-USB converting chip and the management board card, the USB interface of the management board card can be used for debugging through using 1 cable of the USB-USB interface, so that the material types are reduced, the development efficiency is improved, the debugging is easier to carry out in the debugging process, and the preparation time for debugging is greatly shortened. In addition, the USB interface is adopted to output USB signals for transmission, so that the stability of signal transmission is improved.
Referring to fig. 2, an embodiment of the present application discloses a specific UART serial port debugging method, and compared with the previous embodiment, the present embodiment further describes and optimizes a technical solution. The method specifically comprises the following steps:
step S21: outputting UART signals to a complex editable logic device through a serial port by a baseboard management controller; the signal types of the UART signals comprise a first type of UART signals output by the baseboard management controller and a second type of UART signals output by the south bridge chip.
In this embodiment, as shown in fig. 3, the target UART signal output by the complex programmable logic device is obtained from the baseboard management controller (Baseboard Management Controller, i.e., BMC), that is, the UART signal is output to the complex programmable logic device through the serial port by the baseboard management controller. The UART signals output by the baseboard management controller are derived from two different signals, wherein one type of signal is a first type UART signal output by the baseboard management controller, and the other type of signal is a second type UART signal output by a south bridge chip (Platform Controller Hub, namely PCH). It should be noted that, the first type UART signal output by the baseboard management controller is output to the complex editable logic device through the bus uart_bmc; the second type of UART signals output by the south bridge chip are output to the complex editable logic device through the bus UART_PCH.
It should be noted that, the second type UART signal is a UART signal that is output through a UART serial port after the baseboard management controller analyzes the ESPI signal output by the south bridge chip. It can be understood that the signal in the south bridge chip is output through the ESPI (i.e. Enhanced Serial Peripheral) interface, i.e. the output signal is an ESPI signal, and the baseboard management controller analyzes the ESPI signal after obtaining the ESPI signal and outputs a corresponding UART signal through the UART serial port.
Step S22: and determining a corresponding target UART serial port according to the signal type of the UART signal output by the substrate management controller, and taking the target UART serial port as a current UART serial port of the complex editable logic device so that the complex editable logic device outputs the target UART signal through the current UART serial port.
In this embodiment, the corresponding target UART serial port is determined according to the signal type of the UART signal output by the baseboard management controller, and as can be known from the foregoing, the signal types in the embodiment of the present application include two types, where one type is the first type UART signal output by the baseboard management controller itself; the other is the second type UART signal output by the south bridge chip.
Further, in the process of determining the corresponding target UART serial port according to the signal type of the UART signal output by the baseboard management controller, the method further includes: if the signal type of the UART signal is a first type of UART signal, the corresponding target UART serial port is a first UART serial port; if the signal type of the UART signal is the second type UART signal, the corresponding target UART serial port is the second UART serial port. That is, the target UART serial port corresponding to the first class of UART signals is a first UART serial port, the target UART serial port corresponding to the second class of UART signals is a second UART serial port, and the corresponding UART serial port is used as the target UART serial port according to the signal type of the UART signals, so that the target UART serial port is used as the current UART serial port of the complex editable logic device. For example, if the baseboard management controller outputs a first UART signal, the first UART serial port is used as a target UART serial port, as shown in fig. 3, and the first UART signal is subjected to subsequent processing by the management board 1; if the baseboard management controller outputs the second UART signal, the second UART serial is used as the target UART serial, as shown in FIG. 3, and the second UART signal is processed by the management board 0.
Step S23: and acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip.
In this embodiment, after the management board obtains the target UART signal output by the complex editable logic, the target UART signal is converted into a corresponding USB signal by using a preset UART-USB conversion chip, so as to realize the function of transmitting the serial port through the USB interface.
Step S24: and outputting the USB signal to a target terminal through a USB interface on the management board card.
For more specific processing procedures in steps S23 and S24, reference may be made to the corresponding contents disclosed in the foregoing embodiments, and no detailed description is given here.
In the embodiment of the application, UART signals are output to the complex editable logic device through the serial port by the baseboard management controller; the signal types of the UART signals comprise a first type of UART signals output by the substrate management controller and a second type of UART signals output by a south bridge chip; determining a corresponding target UART serial port according to the signal type of the UART signal output by the baseboard management controller, and taking the target UART serial port as a current UART serial port of a complex editable logic device so that the complex editable logic device outputs a target UART signal through the current UART serial port; acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip; and outputting the USB signal to a target terminal through a USB interface on the management board card. Therefore, the target UART signal output by the complex editable logic device is obtained from the baseboard management controller, the UART signal output by the baseboard management controller is derived from two different signals, one type of signal is a first type of UART signal output by the baseboard management controller, the other type of signal is a second type of UART signal output by the south bridge chip, and the corresponding UART serial port is taken as the target UART serial port according to the type of the UART signal, so that the complex editable logic device outputs the target UART signal through the current UART serial port. After the management board card acquires the target UART signal, the target UART signal is converted into a corresponding USB signal, and then the serial output of the USB signal is carried out through a USB interface on the management board card. Through the scheme, development efficiency can be improved, and material types can be reduced.
Referring to fig. 4, an embodiment of the present application discloses a UART serial port debugging device, which includes:
and the UART signal output module 11 is used for determining the current UART serial port of the complex editable logic device so that the complex editable logic device outputs a target UART signal through the current UART serial port.
In this embodiment, the UART signal output module 11 is configured to determine a current UART serial port used by the complex editable logic device, and then output a target UART signal through the current UART serial port.
The UART signal conversion module 12 is configured to obtain the target UART signal output by the complex editable logic device, and convert the target UART signal into a corresponding USB signal using a preset UART-USB conversion chip.
In this embodiment, the UART signal conversion module 12 is configured to convert the target UART signal into a corresponding USB signal by using a predetermined UART-USB conversion chip after the management board acquires the target UART signal output by the complex editable logic. By adding the UART_USB converting chip on the management board card, the conversion from UART signals to USB signals is realized, and the function that the serial port transmits through the USB interface is further realized
And the USB signal output module 13 is used for outputting the USB signal to the target terminal through a USB interface on the management board card.
In this embodiment, the USB signal output module 13 is configured to output a USB signal to a target terminal through a USB interface on the management board.
Therefore, the current UART serial port of the complex editable logic device is determined, so that the complex editable logic device outputs a target UART signal through the current UART serial port; acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip; and outputting the USB signal to a target terminal through a USB interface on the management board card. Therefore, after the current UART serial port of the complex editable logic device is determined, the target UART signal is output through the current UART serial port, after the management board card acquires the target UART signal, the target UART signal is converted into a corresponding USB signal by utilizing the preset UART-USB conversion chip, and then the USB signal serial port is output to the target terminal through the USB interface on the management board card. That is, through the USB interface on UART-USB converting chip and the management board card, the USB interface of the management board card can be used for debugging through using 1 cable of the USB-USB interface, so that the material types are reduced, the development efficiency is improved, the debugging is easier to carry out in the debugging process, and the preparation time for debugging is greatly shortened. In addition, the USB interface is adopted to output USB signals for transmission, so that the stability of signal transmission is improved.
In some embodiments, before the UART signal output module 11, the method may further include:
the UART signal acquisition unit is used for outputting UART signals to the complex editable logic device through a serial port by the substrate management controller; the signal types of the UART signals comprise a first type of UART signals output by the baseboard management controller and a second type of UART signals output by the south bridge chip.
In some embodiments, the second type UART signal is a UART signal that is output through a UART serial port after the baseboard management controller parses the ESPI signal output by the south bridge chip.
In some embodiments, the UART signal output module 11 may specifically include:
the current UART serial port determining unit is used for determining a corresponding target UART serial port according to the signal type of the UART signal output by the substrate management controller, and taking the target UART serial port as the current UART serial port of the complex editable logic device.
In some embodiments, the current UART serial port determining unit may further include:
the first UART serial port determining unit is used for determining that the corresponding target UART serial port is a first UART serial port if the signal type of the UART signal is a first type of UART signal;
and the second UART serial port determining unit is used for determining that the corresponding target UART serial port is the second UART serial port if the signal type of the UART signal is the second type of UART signal.
Fig. 5 is a schematic structural diagram of a UART serial port debug management board according to an embodiment of the present application. Specifically, the method comprises the following steps: the UART-USB converting chip comprises a URAT serial port 1, a UART-USB converting chip 2 and a USB interface 3. The URAT serial port 1 is connected with a complex editable logic device (CPLD) in the main board through a back plate so as to acquire UART signals output by the complex editable logic device; a UART-USB conversion chip is additionally arranged on the management board card, and the chip is specifically positioned in the debugging cable 4 and is used for converting the acquired UART signals into corresponding USB signals; in addition, the original PS2 interface on the management board is replaced by the USB interface, and the USB interface is connected with the target terminal, such as a computer terminal, so that USB signals are output to the target terminal. In addition, the number of USB interfaces in the UART serial port debugging management board card is two, one USB is a USB interface which is in a training level with a computer end, and the USB signal serial port output function is realized; the other USB is a USB interface of PCH (south bridge chip) and can be used for connecting a U disk. In addition, the debugging cable is a standard USB cable, so that the debugging can be carried out more easily, UART debugging equipment does not need to be coordinated, the development efficiency is improved, and the debugging preparation time is shortened greatly; and the management board card adopts a standard USB interface, so that the plug is more stable in structural design. In addition, the UART serial port debugging management board may further include two network ports 5.
It should be noted that the URAT serial port is connected to the USB interface through the UART-USB conversion chip. That is, the URAT serial port and the USB interface are connected through the UART-USB conversion chip, and in this process, conversion from UART signals to USB signals is realized.
It can be seen that the embodiment of the application also discloses a UART serial port debugging management board card, which comprises a URAT serial port, a UART-USB conversion chip, a USB interface, a debugging cable and a network port. Specifically, the URAT serial port is connected with a complex editable logic device in the main board through the back board so as to acquire UART signals output by the complex editable logic device; the UART-USB converting chip is positioned in the debugging cable 4 and is used for converting the acquired UART signals into corresponding USB signals; the USB interface on the management board is connected with the target terminal so as to output USB signals to the target terminal, and in addition, the standard USB interface can be plugged and pulled more stably in structural design; the debugging cable is a standard USB cable, so that the debugging can be performed more easily, UART debugging equipment does not need to be coordinated, the development efficiency is improved, and the debugging preparation time is shortened greatly. Therefore, the USB interface of the management board card can be used for debugging by using 1 cable of the USB-USB interface, so that the material types are reduced, and the development efficiency is improved.
Further, the embodiment of the application also discloses a computer readable storage medium, wherein the storage medium stores a computer program, and when the computer program is loaded and executed by a processor, the following steps are realized:
determining a current UART serial port of a complex editable logic device, so that the complex editable logic device outputs a target UART signal through the current UART serial port;
acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip;
and outputting the USB signal to a target terminal through a USB interface on the management board card.
In some embodiments, the computer program is loaded and executed by a processor to implement the steps of:
outputting UART signals to the complex editable logic device through a serial port by a baseboard management controller; the signal types of the UART signals comprise a first type of UART signals output by the substrate management controller and a second type of UART signals output by a south bridge chip; the second type UART signal is a UART signal which is output through a UART serial port and is obtained by analyzing the ESPI signal output by the south bridge chip by the baseboard management controller.
In some embodiments, the computer program is loaded and executed by a processor to implement the steps of:
and determining a corresponding target UART serial port according to the signal type of the UART signal output by the substrate management controller, and taking the target UART serial port as a current UART serial port of the complex editable logic device.
In some embodiments, the computer program is loaded and executed by a processor to implement the steps of:
if the signal type of the UART signal is a first type of UART signal, the corresponding target UART serial port is a first UART serial port;
if the signal type of the UART signal is the second type UART signal, the corresponding target UART serial port is the second UART serial port.
In this specification, each embodiment is described in a progressive manner, and each embodiment is mainly described in a different point from other embodiments, so that the same or similar parts between the embodiments are referred to each other. For the device disclosed in the embodiment, since it corresponds to the method disclosed in the embodiment, the description is relatively simple, and the relevant points refer to the description of the method section.
Those of skill would further appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both, and that the various illustrative elements and steps are described above generally in terms of functionality in order to clearly illustrate the interchangeability of hardware and software. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. The software modules may be disposed in Random Access Memory (RAM), memory, read Only Memory (ROM), electrically programmable ROM, electrically erasable programmable ROM, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art.
Finally, it is further noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The method, the device, the equipment and the storage medium for debugging the UART serial port provided by the invention are described in detail, and specific examples are applied to the principle and the implementation mode of the invention, and the description of the above examples is only used for helping to understand the method and the core idea of the invention; meanwhile, as those skilled in the art will have variations in the specific embodiments and application scope in accordance with the ideas of the present invention, the present description should not be construed as limiting the present invention in view of the above.

Claims (10)

1. The UART serial port debugging method is characterized by comprising the following steps of:
determining a current UART serial port of a complex editable logic device, so that the complex editable logic device outputs a target UART signal through the current UART serial port;
acquiring the target UART signal output by the complex editable logic device, and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip;
and outputting the USB signal to a target terminal through a USB interface on the management board card.
2. The UART serial port debugging method according to claim 1, wherein the determining the current UART serial port of the complex editable logic device such that the complex editable logic device outputs the target UART signal through the current UART serial port, further comprises:
outputting UART signals to the complex editable logic device through a serial port by a baseboard management controller; the signal types of the UART signals comprise a first type of UART signals output by the baseboard management controller and a second type of UART signals output by the south bridge chip.
3. The UART serial port debugging method according to claim 2, wherein the second type UART signal is a UART signal that the baseboard management controller parses the ESPI signal output by the south bridge chip and outputs through a UART serial port.
4. The UART serial port debugging method according to claim 2, wherein the determining the current UART serial port of the complex editable logic device comprises:
and determining a corresponding target UART serial port according to the signal type of the UART signal output by the substrate management controller, and taking the target UART serial port as a current UART serial port of the complex editable logic device.
5. The UART serial port debugging method according to claim 2, wherein in the process of determining the corresponding target UART serial port according to the signal type of the UART signal output by the baseboard management controller, the method further comprises:
if the signal type of the UART signal is a first type of UART signal, the corresponding target UART serial port is a first UART serial port;
if the signal type of the UART signal is the second type UART signal, the corresponding target UART serial port is the second UART serial port.
6. A UART serial port debugging device, comprising:
the UART signal output module is used for determining the current UART serial port of the complex editable logic device so that the complex editable logic device outputs a target UART signal through the current UART serial port;
the UART signal conversion module is used for acquiring the target UART signal output by the complex editable logic device and converting the target UART signal into a corresponding USB signal by utilizing a preset UART-USB conversion chip;
and the USB signal output module is used for outputting the USB signal to the target terminal through a USB interface on the management board card.
7. The UART serial port debugging management board is characterized in that the UART serial port debugging management board is used for implementing the steps of the UART serial port debugging method according to any one of claims 1 to 5, and comprises the following steps:
the URAT serial port is used for acquiring UART signals output by the complex editable logic device;
the UART-USB converting chip is used for converting UART signals into USB signals;
the USB interface is used for outputting USB signals.
8. The UART serial port debug management board of claim 7, wherein the URAT serial port is connected to the USB interface through the UART-USB conversion chip.
9. The UART serial port debugging management board of claim 7, further comprising two network ports.
10. A computer-readable storage medium storing a computer program; wherein the computer program when executed by a processor implements the steps of the UART serial port debugging method according to any one of claims 1 to 5.
CN202310141275.6A 2023-02-16 2023-02-16 UART serial port debugging method, UART serial port debugging device, management board card and medium Pending CN116048904A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310141275.6A CN116048904A (en) 2023-02-16 2023-02-16 UART serial port debugging method, UART serial port debugging device, management board card and medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310141275.6A CN116048904A (en) 2023-02-16 2023-02-16 UART serial port debugging method, UART serial port debugging device, management board card and medium

Publications (1)

Publication Number Publication Date
CN116048904A true CN116048904A (en) 2023-05-02

Family

ID=86120141

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310141275.6A Pending CN116048904A (en) 2023-02-16 2023-02-16 UART serial port debugging method, UART serial port debugging device, management board card and medium

Country Status (1)

Country Link
CN (1) CN116048904A (en)

Similar Documents

Publication Publication Date Title
CN109189619B (en) I2C bus compatibility test method, system, storage medium and equipment
CN111552600B (en) Signal testing method, system, device and readable storage medium
US11929902B2 (en) PCIe signal bandwidth determining method, apparatus and device
CN112087354A (en) Communication protocol testing method and device, electronic equipment and storage medium
CN111327500A (en) NCSI bus construction method, device, equipment and storage medium
CN105808476B (en) The transmission method and device of clock-domain crossing data
CN116048904A (en) UART serial port debugging method, UART serial port debugging device, management board card and medium
CN107483122B (en) Power test system, power compensation method and device
US11074384B1 (en) Method for simulating signal integrity of hybrid model
CN113495225B (en) Power supply stability test method, system and equipment
CN110401586B (en) Bus communication method, device, equipment and readable storage medium
CN111367729A (en) Debug method, system and equipment combining CPLD and UART
CN209132718U (en) A kind of power supply jig of standard PCIE subcard and OCP subcard
CN112286744A (en) Device, system and method for testing electrical characteristics of physical signals of central processing unit
CN111858218A (en) FPGA AMBA bus interface debugging method and device and FPGA
CN113704035B (en) Time delay detection method and device and related equipment
CN111831549A (en) Incremental code coverage rate determining method, device, equipment and storage medium
CN113705821B (en) PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card
CN111327061B (en) Method and device for judging oscillation stability based on apparent impedance
CN215006630U (en) Clock trigger board, device and system for PCIe rate switching
CN116011399B (en) Method, device and equipment for generating PCB drawing and storage medium
CN214278926U (en) Device and system for testing physical signal electrical characteristics of central processing unit
CN116880963B (en) Method for detecting connection errors between multiple hardware simulation tools
CN102346233A (en) System and method for analyzing scattering parameter passivity
CN116069391A (en) Pin state reading method, device, equipment and medium of CPLD

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination