CN113705821B - PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card - Google Patents
PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card Download PDFInfo
- Publication number
- CN113705821B CN113705821B CN202110973989.4A CN202110973989A CN113705821B CN 113705821 B CN113705821 B CN 113705821B CN 202110973989 A CN202110973989 A CN 202110973989A CN 113705821 B CN113705821 B CN 113705821B
- Authority
- CN
- China
- Prior art keywords
- signal
- board card
- sampling
- sampling point
- adc board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 33
- 238000005070 sampling Methods 0.000 claims abstract description 152
- 238000012545 processing Methods 0.000 claims abstract description 40
- 230000000977 initiatory effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
- 238000005259 measurement Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Evolutionary Computation (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- Computational Mathematics (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Artificial Intelligence (AREA)
- Information Transfer Systems (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a method, equipment and medium for realizing waveform drawing of an ADC board card based on PCIE, wherein the scheme comprises the following steps: if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card; performing AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points; according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point is consistent with the actual sampling point, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and waveform drawing on the AD signal, wherein the expected sampling point is the preset sampling point when the AD signal is sampled; the actual sampling point number is the actual sampling point number when the AD signal is sampled. AD signal sampling is realized through the ADC board card at lower cost, so that waveform drawing is realized.
Description
Technical Field
The embodiment of the specification relates to the technical field of electronics, in particular to a method, equipment and medium for realizing waveform drawing of an ADC board card based on PCIE.
Background
The core of the superconducting quantum computer is a quantum chip and a quantum measurement and control system, and the quantum measurement and control system can be used for returning the data waveform after the arithmetic processing of the quantum chip.
In the prior art, a board card with multiple paths of AD signal channels is generally used for drawing waveform data, and in this case, the board card usually adopts a foreign finished product data acquisition card to draw the waveform data, which is expensive and difficult to purchase.
Based on the above, a method for drawing waveforms is needed on the premise of not depending on the foreign finished data acquisition card.
Disclosure of Invention
The embodiment of the specification provides a method, equipment and a medium for realizing waveform drawing of an ADC board card based on PCIE, which are used for solving the following technical problems in the prior art:
for drawing waveform data, a board card with multiple paths of AD signal channels is usually used, in which case the board card usually adopts a foreign finished product data acquisition card to draw waveform data, and the foreign finished product data acquisition card is expensive and difficult to purchase.
In order to solve the above technical problems, the embodiments of the present specification are implemented as follows:
on one hand, an embodiment of the present disclosure provides a method for implementing waveform drawing by using an ADC board card based on PCIE, including: if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card; performing AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points; according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point is consistent with the actual sampling point, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and waveform drawing on the AD signal, wherein the expected sampling point is the preset sampling point when the AD signal is sampled; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
In one embodiment, the configuration of the sampling point number specifically includes: the set_record_size () interface is called to set the sampling points, wherein the sampling points comprise the sampling points required before triggering and the expected sampling points; the number of the sampling points required before triggering is 0.
In one embodiment, the configuration parameters further include one or more of: reference clock, input voltage amplitude, waveform offset, trigger type, and trigger parameters.
In one embodiment, the configuration of the waveform offset specifically includes: the offset_adjust () interface is called to perform the setting of the waveform offset including the setting of the AD signal receiving channel and the setting of the offset value.
In one embodiment, the starting the sampling of the AD signal specifically includes: invoking the syncread () interface initiates the AD signal sampling.
In one embodiment, before the starting the sampling of the AD signal according to the handle and the configuration parameter, the method further includes: and calling a post_sync_buffer () interface to perform memory Buffer address allocation, wherein the setting of the memory Buffer address allocation comprises an address pointer of a opened memory Buffer and the length of the memory Buffer.
In one embodiment, before the sampled AD signal is sent to a data processing end, the method further includes: acquiring the sampled AD signals, and determining the ADC board card corresponding to the AD signals through the handle; and transmitting the AD signal to a memory Buffer corresponding to the memory Buffer address through the ADC board card.
In one embodiment, the determining that the expected sampling point number is consistent with the actual sampling point number specifically includes: and calling a ReadFile () interface to acquire actual sampling points, and determining that the expected sampling points are consistent with the actual sampling points.
On the other hand, the embodiment of the present disclosure provides a device for implementing waveform drawing by using an ADC board card based on PCIE, including: at least one processor, and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to: if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card; performing AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points; according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point is consistent with the actual sampling point, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and waveform drawing on the AD signal, wherein the expected sampling point is the preset sampling point when the AD signal is sampled; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
The embodiment of the specification adopts at least one technical scheme, so that the following beneficial effects can be achieved: the sampling of one or more paths of AD signals is realized through the ADC board card on the premise of not depending on the foreign finished data acquisition card with relatively low cost, and the AD signals are output into complete data waveforms through data processing.
Drawings
The accompanying drawings, which are included to provide a further understanding of embodiments of the present specification and are incorporated in and constitute a part of this specification, illustrate embodiments of the present application and together with the description serve to explain the present application and do not constitute an undue limitation to the present application. In the drawings:
fig. 1 is a flow chart of a method for implementing waveform drawing by an ADC board card based on PCIE according to an embodiment of the present application;
fig. 2 is a schematic diagram of a method for implementing waveform drawing by using an ADC board card based on PCIE according to an embodiment of the present application;
fig. 3 is a schematic structural diagram of an apparatus for implementing waveform drawing by using an ADC board card based on PCIE according to an embodiment of the present application.
Detailed Description
For the purposes, technical solutions and advantages of the present specification, the technical solutions of the present application will be clearly and completely described below with reference to specific embodiments of the present specification and corresponding drawings. It will be apparent that the described embodiments are only some, but not all, of the embodiments of the present application. All other embodiments, which can be made by one of ordinary skill in the art without undue burden from the disclosure, are intended to be within the scope of the present application based on the embodiments described herein.
The embodiment of the application provides a method, equipment and a medium for realizing waveform drawing of an ADC board card based on PCIE, and the method, equipment and medium are specifically described below:
it should be noted that the method for realizing waveform drawing based on PCIE ADC board card provided by the application can be applied to application scenes requiring one or more paths of AD signal input, such as the computer field, cloud terminals, internet of things terminals, multimedia terminals, automobile electronic terminals and the like.
Fig. 1 is a flow chart of a method for implementing waveform drawing by using an ADC board card based on PCIE according to an embodiment of the present application, as shown in fig. 1, the method for implementing waveform drawing by using an ADC board card based on PCIE according to an embodiment of the present application may include the following steps:
s101: if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card.
First, all PCIe devices on the chassis can be enumerated by calling the relevant interfaces, and the ADC board card is one of the PCIe devices. For example, the get_devices () interface may be invoked to enumerate all PCIe devices on the chassis.
The core code of get_devices () interface for obtaining all board information of the chassis may refer to the following:
it should be noted that, the expansion slots are all used for expanding computer functions on the motherboard, and the most common expansion slot is a PCIe slot at present, and in fact, most of various hardware control modules are also mounted on one or several PCI/PCIe device trees in the form of PCIe devices inside a computer motherboard chip that is not visible to us. It is by enumerating the device tree that the firmware and operating system can discover most plug and play (PNP) devices.
After enumerating all PCIe devices on the chassis, a check_device_exist () interface may be called, and whether a specified ADC board exists in the specified slot number is detected; if the information of the appointed ADC board card is not matched, printing error reporting information; if the specified ADC board card is successfully detected, the ADC board card can be opened by calling a CreateFile () interface, and a handle of the ADC board card is returned.
It should be noted that a handle is a special smart pointer, and is used when an application program refers to a memory block or object managed by another system (e.g., database, operating system).
S102: and carrying out AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points.
In some embodiments of the present disclosure, the configuration of the sampling point number specifically includes: the set_record_size () interface is called to set the sampling points, wherein the sampling points comprise the sampling points required before triggering and the expected sampling points; the number of the sampling points required before triggering is 0.
For example, a set_record_size (preTriggerSamples, postTriggerSamples) interface is called to set the sampling point, where the parameter preTriggerSamples is the number of samples to be sampled before triggering, and is set to 0, and the posttriggersamples is the number of samples to be sampled after triggering, i.e. the number of desired samples.
The core code that calls the set_record_size () interface to set the sampling point number may be referred to as follows:
s103: according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point is consistent with the actual sampling point, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and waveform drawing on the AD signal, wherein the expected sampling point is the preset sampling point when the AD signal is sampled; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
In addition, a start_capture () interface enable AD signal sampling switch needs to be called; the configuration of the FPGA data sampling configuration register is realized by using a write_register (address, data) interface, wherein the parameter address is an FPGA target register to be written; the parameter data is the value to be written by the register.
The core code that invokes the start_capture () interface to enable the AD signal sampling switch may be referred to as follows:
in some embodiments of the present disclosure, the determining that the desired sampling point number is consistent with the actual sampling point number specifically includes: and calling a ReadFile () interface to acquire actual sampling points, and determining that the expected sampling points are consistent with the actual sampling points.
Before sampling, a desired sampling point is set, but the points can not be actually acquired, and recording is needed to determine that the desired sampling point is consistent with the actual sampling point. If the actual sampling point number is larger or smaller than the expected sampling point number, reporting an error; the number of sampling points is unchanged when being set, the value of the sampling is discarded after error reporting, and then the sampling is continued. In some embodiments of the present description, the configuration parameters further include one or more of: reference clock, input voltage amplitude, waveform offset, trigger type, and trigger parameters.
In some embodiments of the present specification, the configuration of the waveform offset specifically includes: the offset_adjust () interface is called to perform the setting of the waveform offset including the setting of the AD signal receiving channel and the setting of the offset value.
For example, an offset_adjust (channel) interface is called to perform waveform offset setting, where a parameter channel is an AD signal receiving channel, and may include A, B, C, D four channels; offset_value is an offset value, and the default value is set to 0.
Preferably, a set_capture_clock interface is invoked for reference clock setting. The parameter clock_source is a clock source and comprises an internal clock source and an external clock source; the parameter reference_clock is selected for the panel, including the front panel and the back panel.
The core code for setting the reference clock may refer to the following by calling a set_capture_clock (clock_source, reference_clock) interface:
preferably, a voltage_adjust (channel_value_float) interface is invoked for input voltage magnitude setting. The parameter channel is an AD signal receiving channel and can comprise A, B, C, D four channels; the parameter adjust_value_float is the magnitude of the voltage amplitude, and the set voltage amplitude range can be 0-0.7V.
Preferably, a set_external_trigger (coupling_signal) interface is called for trigger type setting. The parameter coupling is a power attribute and can comprise AC alternating voltage and DC direct voltage; the parameter trigger_signal is a trigger mode and can comprise Single-end Single-ended signal trigger and Differential signal trigger.
Preferably, a set_trigger_operation (trigger_mode, trigger_source, trigger_slope) interface is called for setting a trigger parameter. The parameter trigger_mode is a trigger mode, and may include a soft trigger mode and an external trigger mode; the parameter trigger_source is a trigger source and can comprise a channel A-channel D four-way channel; the parameter trigger_slope is a trigger level and can comprise two trigger modes of a Positive high level and a Negative level.
In some embodiments of the present specification, before the starting the sampling of the AD signal according to the handle and the configuration parameter, the method further includes: and calling a post_sync_buffer () interface to perform memory Buffer address allocation, wherein the setting of the memory Buffer address allocation comprises an address pointer of a opened memory Buffer and the length of the memory Buffer.
In some embodiments of the present disclosure, before the sending the sampled AD signal to the data processing end, the method further includes: acquiring the sampled AD signals, and determining the ADC board card corresponding to the AD signals through the handle; and transmitting the AD signal to a memory Buffer corresponding to the memory Buffer address through the ADC board card.
For example, call sync_read () interface, turn on AD signal acquisition; then call the ReadFile () interface, which includes at least the following parameters: fd1, buffer_ address, bytes _per_read, and size. At this time, the interface parameter fd1 is the handle of the ADC board card device; the parameter buffer_address is the address of the data Buffer, and the parameter bytes_per_read is the byte size to be read; the parameter size is the byte length actually read by the current reading.
The sampled AD signals can be obtained through the step, the ADC board card corresponding to the AD signals is determined through the handle, the AD signals are transmitted to the memory Buffer corresponding to the memory Buffer address through the ADC board card, and the AD signals are subjected to waveform drawing by the data processing end, so that the needed data waveforms are obtained.
For example, in a Windows10 environment, a PCIe Xilinx DMA driver is installed, DMA communication is started with the FPGA at an application layer, the chassis is inserted into an ADC board card, and a signal generator is used to provide two signals, namely a trigger signal and an AD signal. And determining that the chassis successfully identifies all ADC board card devices, configuring registers of corresponding modules, including clock period, power amplitude, offset, input range, trigger type and the like, setting sampling period and sampling point number, and opening up corresponding memory Buffer for the sampling point number. And issuing an instruction for starting sampling, and filling the sampled data into the corresponding Buffer through the DMA channel. Therefore, the data processing end can realize the control of the ADC board card and the sampling of waveform data through the corresponding slot number.
In some embodiments of the present disclosure, fig. 2 is a schematic diagram of a method for implementing waveform drawing based on an ADC board card provided in the embodiments of the present disclosure, as shown in fig. 2, after a device is powered on, enumerating all PCIE devices on a chassis, and designating the ADC board card for a slot number by a client; before sampling the AD signals, judging whether the designated slot number of the chassis is matched with the designated ADC board card or not; if yes, starting the appointed ADC board card at the moment, and acquiring a handle of the appointed ADC board card; if not, the device prints error reporting information for the user to modify; after the handle is obtained, relevant configuration parameters are required to be set, including setting a reference clock, an input voltage amplitude, waveform offset, trigger types, trigger parameters, sampling points and the like; memory buffer allocation can be performed based on the setting of the sampling points; enabling a sampling switch, starting AD signal sampling, and judging whether the expected sampling point number is consistent with the actual sampling point number in the sampling process; if yes, the sampled AD signals are sent to a data processing end so that the data processing end performs data processing and performs waveform drawing on the AD signals; if not, corresponding error reporting processing is carried out. Therefore, sampling of one or more paths of AD signals is achieved through the ADC board card, and the AD signals are output into complete data waveforms through data processing.
In summary, the method for realizing waveform drawing based on the PCIE ADC board card provided by the application can realize sampling of one or more paths of AD signals through the ADC board card on the premise of not depending on a foreign finished data acquisition card at relatively low cost, and outputs the AD signals into complete data waveforms through data processing.
Fig. 3 is a schematic structural diagram of an apparatus for implementing waveform drawing on the basis of an ADC board card provided in an embodiment of the present application, and as shown in fig. 3, an apparatus for implementing waveform drawing on the basis of an ADC board card provided in an embodiment of the present application may include: at least one processor, and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to: if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card; performing AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points; according to the handle and the configuration parameters, starting the AD signal sampling, and determining that the expected sampling point number is consistent with the actual sampling point number; the expected sampling points are preset sampling points when the AD signals are sampled; the actual sampling points are actual sampling points when the AD signals are sampled; and sending the sampled AD signals to a data processing end so that the data processing end performs data processing and performs waveform drawing on the AD signals.
The processor and the memory may communicate over a bus, and the device may also include input/output interfaces to communicate with other devices.
Some embodiments of the present application provide a non-volatile computer storage medium corresponding to the PCIE-based ADC board card implementation waveform drawing of fig. 1, storing computer executable instructions, where the computer executable instructions are configured to: if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card; performing AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points; according to the handle and the configuration parameters, starting the AD signal sampling, and determining that the expected sampling point number is consistent with the actual sampling point number; the expected sampling points are preset sampling points when the AD signals are sampled; the actual sampling points are actual sampling points when the AD signals are sampled; and sending the sampled AD signals to a data processing end so that the data processing end performs data processing and performs waveform drawing on the AD signals.
In this specification, each embodiment is described in a progressive manner, and identical and similar parts of each embodiment are all referred to each other, and each embodiment mainly describes differences from other embodiments. In particular, for apparatus, non-volatile computer storage medium embodiments, the description is relatively simple, as it is substantially similar to method embodiments, with reference to the section of the method embodiments being relevant.
The foregoing is merely exemplary of the present application and is not intended to limit the present application. Various modifications and changes may be made to the present application by those skilled in the art. Any modifications, equivalent substitutions, improvements, etc. made within the principles of the present application are intended to be included within the scope of the claims of the present application.
Claims (10)
1. A method for realizing waveform drawing of an ADC board card based on PCIE is characterized by comprising the following steps:
if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card;
performing AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points;
according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point is consistent with the actual sampling point, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and waveform drawing on the AD signal, wherein the expected sampling point is the preset sampling point when the AD signal is sampled; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
2. The method according to claim 1, wherein the configuration of the sampling point number specifically comprises:
the set_record_size () interface is called to set the sampling points, wherein the sampling points comprise the sampling points required before triggering and the expected sampling points; the number of the sampling points required before triggering is 0.
3. The method of claim 1, wherein the configuration parameters further comprise one or more of:
reference clock, input voltage amplitude, waveform offset, trigger type, and trigger parameters.
4. A method according to claim 3, wherein the configuration of the waveform offset comprises:
the offset_adjust () interface is called to perform the setting of the waveform offset including the setting of the AD signal receiving channel and the setting of the offset value.
5. The method according to claim 1, wherein said enabling of said AD signal sampling, in particular comprises:
invoking the syncread () interface initiates the AD signal sampling.
6. The method of claim 1, wherein prior to initiating the sampling of the AD signal based on the handle and the configuration parameter, the method further comprises:
and calling a post_sync_buffer () interface to perform memory Buffer address allocation, wherein the setting of the memory Buffer address allocation comprises an address pointer of a opened memory Buffer and the length of the memory Buffer.
7. The method of claim 6, wherein before the sampled AD signal is sent to a data processing end, the method further comprises:
acquiring the sampled AD signals, and determining the ADC board card corresponding to the AD signals through the handle;
and transmitting the AD signal to a memory Buffer corresponding to the memory Buffer address through the ADC board card.
8. The method according to claim 2, wherein determining that the desired sampling point number is consistent with the actual sampling point number comprises:
and calling a ReadFile () interface to acquire actual sampling points, and determining that the expected sampling points are consistent with the actual sampling points.
9. An apparatus for realizing waveform drawing by an ADC board card based on PCIE, comprising:
at least one processor, and,
a memory communicatively coupled to the at least one processor; wherein,,
the memory stores instructions executable by the at least one processor to enable the at least one processor to:
if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card;
performing AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points;
according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point is consistent with the actual sampling point, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and waveform drawing on the AD signal, wherein the expected sampling point is the preset sampling point when the AD signal is sampled; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
10. A non-transitory computer storage medium storing computer executable instructions that when executed by a computer enable:
if the case designated slot number is determined to be matched with the designated ADC board card, starting the designated ADC board card, and acquiring a handle of the designated ADC board card;
performing AD signal sampling related configuration parameter setting on the appointed ADC board card, wherein the configuration parameter comprises sampling points;
according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point is consistent with the actual sampling point, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and waveform drawing on the AD signal, wherein the expected sampling point is the preset sampling point when the AD signal is sampled; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110973989.4A CN113705821B (en) | 2021-08-24 | 2021-08-24 | PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110973989.4A CN113705821B (en) | 2021-08-24 | 2021-08-24 | PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113705821A CN113705821A (en) | 2021-11-26 |
| CN113705821B true CN113705821B (en) | 2023-06-30 |
Family
ID=78654350
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110973989.4A Active CN113705821B (en) | 2021-08-24 | 2021-08-24 | PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113705821B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105974181A (en) * | 2016-06-16 | 2016-09-28 | 武汉航达航空科技发展有限公司 | Quick detecting method for AC voltage RMS value based on FPGA board technology |
| CN109657788A (en) * | 2018-12-18 | 2019-04-19 | 北京中科寒武纪科技有限公司 | Data processing method, device and Related product |
| CN110908951A (en) * | 2019-10-30 | 2020-03-24 | 浙江科技学院 | Distributed high-speed data acquisition system based on network interface |
| CN112597097A (en) * | 2020-12-28 | 2021-04-02 | 济南浪潮高新科技投资发展有限公司 | ADC data acquisition card of PXIE interface, application method and medium thereof |
-
2021
- 2021-08-24 CN CN202110973989.4A patent/CN113705821B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105974181A (en) * | 2016-06-16 | 2016-09-28 | 武汉航达航空科技发展有限公司 | Quick detecting method for AC voltage RMS value based on FPGA board technology |
| CN109657788A (en) * | 2018-12-18 | 2019-04-19 | 北京中科寒武纪科技有限公司 | Data processing method, device and Related product |
| CN110908951A (en) * | 2019-10-30 | 2020-03-24 | 浙江科技学院 | Distributed high-speed data acquisition system based on network interface |
| CN112597097A (en) * | 2020-12-28 | 2021-04-02 | 济南浪潮高新科技投资发展有限公司 | ADC data acquisition card of PXIE interface, application method and medium thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113705821A (en) | 2021-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20080288708A1 (en) | Multiple virtual usb devices with virtual hub implemented using one usb device controller | |
| CN114035749B (en) | Electronic equipment and Flash memory | |
| CN110460653A (en) | The method and device of automatic driving vehicle data transmission | |
| CN112926285A (en) | Chip verification method, platform, device, equipment and storage medium | |
| CN113961419B (en) | Memory verification method and device, electronic equipment and storage medium | |
| US9541921B2 (en) | Measuring performance of an appliance | |
| CN109255161B (en) | Method for generating NOD netlist file from NET netlist file | |
| CN113705821B (en) | PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card | |
| CN111143092B (en) | Fault recording data processing method, system and terminal equipment | |
| CN113946480A (en) | Detection device and method for I2C bus | |
| US20080074437A1 (en) | Method, apparatus and computer program product for implementing picture format conversion to x,y plot | |
| CN116955242A (en) | Single-bus communication method, storage medium and intelligent terminal | |
| CN111897582A (en) | All-in-one machine Ethernet refreshing method and device, storage medium and all-in-one machine equipment | |
| CN109672482A (en) | Radio frequency module testing method, device, equipment and storage medium | |
| CN107704417A (en) | The method and its communication system to be communicated with equipment under test | |
| CN113886302A (en) | Serial port number obtaining method and device of application equipment, terminal equipment and storage medium | |
| CN117436405B (en) | Simulation verification method and device and electronic equipment | |
| CN114444423B (en) | Data processing method and system based on verification platform and electronic equipment | |
| CN110347574B (en) | Auxiliary development system for set of terminal nodes | |
| CN116820867B (en) | Chip debugging method and device and chip | |
| CN117420342B (en) | Multichannel acquisition method, device, system, FPGA and sampling oscilloscope | |
| CN114968871B (en) | Signal synchronous acquisition method and device and electronic equipment | |
| CN102855204B (en) | A kind of access control method and system and master control borad | |
| CN111078118B (en) | Device and method for carrying out anti-shake treatment on keys | |
| KR20170124686A (en) | Face detection and recognition model based on transaction level model |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |