CN113705821A - Method, device and medium for realizing waveform drawing of ADC (analog to digital converter) board card based on PCIE (peripheral component interface express) - Google Patents
Method, device and medium for realizing waveform drawing of ADC (analog to digital converter) board card based on PCIE (peripheral component interface express) Download PDFInfo
- Publication number
- CN113705821A CN113705821A CN202110973989.4A CN202110973989A CN113705821A CN 113705821 A CN113705821 A CN 113705821A CN 202110973989 A CN202110973989 A CN 202110973989A CN 113705821 A CN113705821 A CN 113705821A
- Authority
- CN
- China
- Prior art keywords
- signal
- sampling
- board card
- point number
- sampling point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 34
- 230000002093 peripheral effect Effects 0.000 title description 3
- 238000005070 sampling Methods 0.000 claims abstract description 162
- 238000012545 processing Methods 0.000 claims abstract description 39
- 239000000872 buffer Substances 0.000 claims description 29
- 230000000977 initiatory effect Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 4
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Evolutionary Computation (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- Computational Mathematics (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Artificial Intelligence (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses a method, equipment and a medium for realizing waveform drawing of an ADC board card based on PCIE, wherein the scheme comprises the following steps: if the case appointed slot position number is matched with an appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card; setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points; according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point number is consistent with the actual sampling point number, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal, wherein the expected sampling point number is the preset sampling point number during the AD signal sampling; the actual sampling point number is the actual sampling point number when the AD signal is sampled. AD signal sampling is realized through the ADC board card with lower cost, so that waveform drawing is realized.
Description
Technical Field
The embodiment of the specification relates to the technical field of electronics, and in particular relates to a method, equipment and a medium for realizing waveform drawing of an ADC (analog to digital converter) board card based on PCIE (peripheral component interface express).
Background
The core of the superconducting quantum computer is a quantum chip and a quantum measurement and control system, and the quantum measurement and control system can be used for returning data waveforms processed by quantum chip arithmetic operation.
In the prior art, a board card with a plurality of AD signal channels is generally used for drawing waveform data, and in such a case, the board card generally adopts a foreign finished product data acquisition card to draw the waveform data, and the foreign finished product data acquisition card is expensive and difficult to purchase.
Based on this, a waveform drawing method is needed on the premise of not depending on a foreign finished product data acquisition card.
Disclosure of Invention
The embodiment of the present specification provides a method, a device, and a medium for implementing waveform drawing for an ADC board based on PCIE, so as to solve the following technical problems in the prior art:
the board card with a plurality of AD signal channels is generally used for drawing the waveform data, and in the condition, the board card generally adopts a foreign finished product data acquisition card to draw the waveform data, and the foreign finished product data acquisition card is expensive and difficult to purchase.
In order to solve the above technical problem, the embodiments of the present specification are implemented as follows:
in one aspect, an embodiment of the present specification provides a method for implementing waveform drawing for an ADC board based on PCIE, including: if the case appointed slot position number is matched with an appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card; setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points; according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point number is consistent with the actual sampling point number, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal, wherein the expected sampling point number is the preset sampling point number during the AD signal sampling; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
In one embodiment, the configuration of the number of sampling points specifically includes: calling a set _ record _ size () interface to set the number of sampling points, wherein the number of the sampling points comprises the number of the sampling points required before triggering and the number of the expected sampling points; the number of sampling points required before triggering is 0.
In one embodiment, the configuration parameters further include one or more of: a reference clock, an input voltage amplitude, a waveform offset, a trigger type, and a trigger parameter.
In an embodiment, the configuration of the waveform offset specifically includes: the offset _ adjust () interface is called to make the setting of the waveform offset, which includes the setting of the AD signal reception channel and the setting of the offset value.
In an embodiment, the starting of the AD signal sampling specifically includes: invoking the sync _ read () interface initiates the AD signal sampling.
In one embodiment, before the starting of the AD signal sampling according to the handle and the configuration parameter, the method further includes: and calling a post _ sync _ Buffer () interface to allocate the address of the memory Buffer, wherein the setting of the address allocation of the memory Buffer comprises an address pointer of the opened memory Buffer and the length of the memory Buffer.
In one embodiment, before sending the sampled AD signal to a data processing end, the method further includes: acquiring the sampled AD signal, and determining the ADC board card corresponding to the AD signal through the handle; and transmitting the AD signal to a memory Buffer corresponding to the memory Buffer address through the ADC board card.
In one embodiment, the determining that the number of expected sampling points is consistent with the number of actual sampling points specifically includes: and calling a ReadFile () interface to obtain the number of actual sampling points, and determining that the number of expected sampling points is consistent with the number of actual sampling points.
On the other hand, an embodiment of the present specification provides a device for implementing waveform drawing by an ADC board based on PCIE, including: at least one processor, and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to: if the case appointed slot position number is matched with an appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card; setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points; according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point number is consistent with the actual sampling point number, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal, wherein the expected sampling point number is the preset sampling point number during the AD signal sampling; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
The embodiment of the specification can achieve the following beneficial effects by adopting at least one technical scheme: the sampling of one or more paths of AD signals is realized through the ADC board card at relatively low cost on the premise of not depending on a foreign finished product data acquisition card, and the AD signals are output into a complete data waveform through data processing.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the disclosure and are incorporated in and constitute a part of this disclosure, illustrate embodiments of the disclosure and together with the description serve to explain the disclosure and not to limit the disclosure in any way. In the drawings:
fig. 1 is a schematic flowchart of a method for implementing waveform drawing by an ADC board based on PCIE according to an embodiment of the present application;
fig. 2 is a schematic diagram of a method for implementing waveform drawing by an ADC board based on PCIE according to an embodiment of the present application;
fig. 3 is a schematic structural diagram of an apparatus for implementing waveform drawing by an ADC board based on PCIE according to an embodiment of the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the present disclosure more clear, the following description of the present disclosure will be made in detail and completely with reference to the embodiments of the present disclosure and the accompanying drawings. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments obtained by a person skilled in the art without making any inventive step based on the embodiments in the description belong to the protection scope of the present application.
The embodiment of the application provides a method, a device and a medium for realizing waveform drawing of an ADC board card based on PCIE, which are specifically described as follows:
it should be noted that the method for realizing waveform drawing by the ADC board card based on PCIE can be applied to application scenarios requiring one or more AD signal inputs, such as the computer field, a cloud terminal, an internet of things terminal, a multimedia terminal, and an automotive electronic terminal.
Fig. 1 is a schematic flow chart of a method for implementing waveform drawing by an ADC board card based on PCIE according to an embodiment of the present application, and as shown in fig. 1, the method for implementing waveform drawing by an ADC board card based on PCIE according to an embodiment of the present application may include the following steps:
s101: and if the case appointed slot position number is determined to be matched with the appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card.
First, all PCIe devices on the chassis may be enumerated by calling the relevant interface, and the ADC board is one of the PCIe devices. For example, the get _ devices () interface may be called to enumerate all PCIe devices on the chassis.
The core code for acquiring the information of all board cards of the chassis by the get _ devices () interface can refer to the following:
it should be noted that, all the expansion slots are used for expanding the functions of the computer on the motherboard, the most common expansion slot is a PCIe slot at present, and actually, inside the invisible chip of the motherboard of the computer, most of various hardware control modules are also mounted on one or several PCI/PCIe device trees in the form of PCIe devices. Firmware and operating systems discover most plug and play (PNP) devices by enumerating device trees.
After enumerating all PCIe devices on the chassis, calling a check _ device _ exist () interface, and detecting whether a specified slot position number has a specified ADC (analog to digital converter) board card; if the information of the specified ADC board card is not matched, printing error reporting information; if the specified ADC board card is successfully detected, the ADC board card can be opened by calling a createFile () interface, and the handle of the ADC board card is returned.
It should be noted that a handle is a special intelligent pointer, and when an application needs to refer to a memory block or an object managed by another system (e.g., a database, an operating system), the handle is used.
S102: and setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points.
In some embodiments of the present specification, the configuration of the number of sampling points specifically includes: calling a set _ record _ size () interface to set the number of sampling points, wherein the number of the sampling points comprises the number of the sampling points required before triggering and the number of the expected sampling points; the number of sampling points required before triggering is 0.
For example, a set _ record _ size interface is called to set the number of sampling points, where the parameter preTriggerSamples is the number of sampling points required before triggering and is set to 0, and the postTriggerSamples is the number of sampling points required after triggering, that is, the number of expected sampling points.
The core code for calling the set _ record _ size () interface to set the number of the sampling points may refer to the following:
s103: according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point number is consistent with the actual sampling point number, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal, wherein the expected sampling point number is the preset sampling point number during the AD signal sampling; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
In addition, the start _ capture () interface needs to be called to enable the AD signal sampling switch; the method comprises the steps that configuration of an FPGA data sampling configuration register is achieved through a write _ register (data) interface, wherein the parameter address is an FPGA target register to be written; the parameter data is a value to be written to the register.
The core code for calling the start _ capture () interface to enable the AD signal sampling switch can be referred to as follows:
in some embodiments of the present specification, the determining that the number of the expected sampling points is consistent with the number of the actual sampling points specifically includes: and calling a ReadFile () interface to obtain the number of actual sampling points, and determining that the number of expected sampling points is consistent with the number of actual sampling points.
Before sampling, a desired sampling point number is set, but the points which cannot be actually sampled need to be recorded, so that the desired sampling point number is determined to be consistent with the actual sampling point number. If the actual number of sampling points is larger or smaller than the expected number of sampling points, an error is reported; the sampling point number is unchanged after being set, the value sampled at this time is discarded when the error is reported, and then the sampling is continued. In some embodiments of the present description, the configuration parameters further include one or more of: a reference clock, an input voltage amplitude, a waveform offset, a trigger type, and a trigger parameter.
In some embodiments of the present specification, the configuration of the waveform offset specifically includes: the offset _ adjust () interface is called to make the setting of the waveform offset, which includes the setting of the AD signal reception channel and the setting of the offset value.
For example, an offset _ adjust interface is called to perform waveform offset setting, where the parameter channel is an AD signal reception channel and may include A, B, C, D four channels; offset _ value is an offset value, and the default value is set to 0.
Preferably, a set _ capture _ clock interface is called to perform reference clock setting. Wherein, the parameter clock _ source is a clock source, including an internal and an external clock source; the parameter reference _ clock is a panel selection, including a front panel and a back panel.
In the method, a set _ capture _ clock interface is called, and core codes for performing reference clock setting may be referred to as follows:
preferably, the voltage _ adjust interface is called to perform input voltage amplitude setting. The parameter channel is an AD signal receiving channel, and may include A, B, C, D four channels; the parameter adjust _ value _ float is the magnitude of the voltage amplitude, and the set voltage amplitude range can be 0-0.7V.
Preferably, a set _ external _ trigger (coupling, trigger _ signal) interface is called to perform trigger type setting. Wherein, the parameter coupling is a power attribute, and may include AC voltage and DC voltage; the trigger _ signal is a trigger mode and may include Single-ended signal trigger and Differential signal trigger.
Preferably, a set _ trigger _ operation interface is called to set the trigger parameter. The parameter trigger _ mode is a trigger mode, and may include a soft trigger mode and an external trigger mode; the parameter trigger _ source is a trigger source and can comprise a channalA-channalD four-way channel; the parameter trigger _ slope is a trigger level, and may include two trigger modes, namely Positive high level and Negative level.
In some embodiments of the present description, before the starting of the AD signal sampling according to the handle and the configuration parameter, the method further includes: and calling a post _ sync _ Buffer () interface to allocate the address of the memory Buffer, wherein the setting of the address allocation of the memory Buffer comprises an address pointer of the opened memory Buffer and the length of the memory Buffer.
In some embodiments of the present specification, before sending the sampled AD signal to a data processing end, the method further includes: acquiring the sampled AD signal, and determining the ADC board card corresponding to the AD signal through the handle; and transmitting the AD signal to a memory Buffer corresponding to the memory Buffer address through the ADC board card.
For example, a sync _ read () interface is called, and AD signal acquisition is started; then calls the ReadFile () interface, which includes at least the following parameters: fd1, buffer _ address, bytes _ per _ read, and size. At this time, the interface parameter fd1 is the handle of the ADC board card device; the parameter Buffer _ address is the address of the data Buffer, and the parameter bytes _ per _ read is the size of the byte to be read; the parameter size is the length of the byte actually read in this reading.
The sampled AD signals can be obtained through the steps, the ADC board card corresponding to the AD signals is determined through the handle, the AD signals are transmitted to the memory Buffer corresponding to the memory Buffer address through the ADC board card, the AD signals are provided for the data processing end to enter, and the AD signals are subjected to waveform drawing, so that the required data waveforms are obtained.
For example, in a Windows10 environment, a PCIe Xilinx DMA driver is installed, DMA communication is started with an FPGA in an application layer, an ADC board is inserted into a chassis, and a signal generator is used to provide two signals, namely a trigger signal and an AD signal. Determining that the chassis successfully identifies all ADC board card devices, configuring registers of corresponding modules, including clock cycles, power supply amplitude values, offset sizes, input ranges, trigger types and the like, setting sampling cycles and sampling points, and opening up corresponding memory buffers according to the sampling points. And issuing a sampling starting instruction, and filling the sampled data into a corresponding Buffer through a DMA channel. Therefore, the data processing end can realize the control of the ADC board card and the sampling of the waveform data through the corresponding slot position numbers.
In some embodiments of this specification, fig. 2 is a schematic diagram of a method for implementing waveform drawing by an ADC board card based on PCIE according to an embodiment of the present application, and as shown in fig. 2, after a device is powered on, enumerates all PCIE devices on a chassis, and a client specifies an ADC board card for a slot number; before sampling the AD signal, whether the number of the appointed slot of the chassis is matched with an appointed ADC board card or not is judged; if yes, starting the appointed ADC board card at the moment, and acquiring a handle of the appointed ADC board card; if not, the equipment can print error information for the user to modify; after the handle is obtained, setting related configuration parameters including setting a reference clock, an input voltage amplitude, a waveform offset, a trigger type, a trigger parameter, a sampling point number and the like is needed; memory buffer allocation can be carried out based on the setting of the number of sampling points; enabling a sampling switch, starting AD signal sampling, and judging whether the expected sampling point number is consistent with the actual sampling point number or not in the sampling process; if so, sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal; if not, corresponding error reporting processing is carried out. Therefore, one or more paths of AD signals are sampled through the ADC board card, and the AD signals are output into a complete data waveform through data processing.
In summary, the method for realizing waveform drawing by the ADC board based on PCIE can realize sampling of one or more paths of AD signals through the ADC board at a relatively low cost without depending on a foreign finished product data acquisition card, and output the AD signals as a complete data waveform through data processing.
Fig. 3 is a schematic structural diagram of an apparatus for implementing waveform drawing by an ADC board card based on PCIE according to an embodiment of the present application, and as shown in fig. 3, the apparatus for implementing waveform drawing by an ADC board card based on PCIE according to an embodiment of the present application may include: at least one processor, and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to: if the case appointed slot position number is matched with an appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card; setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points; starting the AD signal sampling according to the handle and the configuration parameters, and determining that the number of expected sampling points is consistent with the number of actual sampling points; the expected sampling point number is a preset sampling point number when the AD signal is sampled; the actual sampling point number is the actual sampling point number during the AD signal sampling; and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal.
The processor and the memory may communicate via a bus, and the device may further include an input/output interface for communicating with other devices.
Some embodiments of the present application provide a non-volatile computer storage medium corresponding to fig. 1, where the non-volatile computer storage medium is used for implementing waveform drawing on a PCIE-based ADC board, and stores computer-executable instructions, where the computer-executable instructions are configured to: if the case appointed slot position number is matched with an appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card; setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points; starting the AD signal sampling according to the handle and the configuration parameters, and determining that the number of expected sampling points is consistent with the number of actual sampling points; the expected sampling point number is a preset sampling point number when the AD signal is sampled; the actual sampling point number is the actual sampling point number during the AD signal sampling; and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal.
The embodiments in the present specification are described in a progressive manner, and the same and similar parts among the embodiments are referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, for the device, non-volatile computer storage medium embodiment, since it is substantially similar to the method embodiment, the description is relatively simple, and in relation to the description, reference may be made to some portions of the description of the method embodiment.
The above description is only an example of the present application and is not intended to limit the present application. Various modifications and changes may occur to those skilled in the art. Any modifications, equivalents, improvements, etc. that come within the spirit of the disclosure are intended to be included within the scope of the claims of this disclosure.
Claims (10)
1. A method for realizing waveform drawing of an ADC board card based on PCIE is characterized by comprising the following steps:
if the case appointed slot position number is matched with an appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card;
setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points;
according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point number is consistent with the actual sampling point number, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal, wherein the expected sampling point number is the preset sampling point number during the AD signal sampling; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
2. The method according to claim 1, wherein the configuration of the number of sampling points specifically includes:
calling a set _ record _ size () interface to set the number of sampling points, wherein the number of the sampling points comprises the number of the sampling points required before triggering and the number of the expected sampling points; the number of sampling points required before triggering is 0.
3. The method of claim 1, wherein the configuration parameters further comprise one or more of:
a reference clock, an input voltage amplitude, a waveform offset, a trigger type, and a trigger parameter.
4. The method according to claim 3, wherein the configuration of the waveform offset specifically comprises:
the offset _ adjust () interface is called to make the setting of the waveform offset, which includes the setting of the AD signal reception channel and the setting of the offset value.
5. The method according to claim 1, wherein the initiating the AD signal sampling comprises:
invoking the sync _ read () interface initiates the AD signal sampling.
6. The method of claim 1, wherein before initiating the AD signal sampling according to the handle and the configuration parameter, the method further comprises:
and calling a post _ sync _ Buffer () interface to allocate the address of the memory Buffer, wherein the setting of the address allocation of the memory Buffer comprises an address pointer of the opened memory Buffer and the length of the memory Buffer.
7. The method according to claim 6, wherein before sending the sampled AD signals to a data processing end, the method further comprises:
acquiring the sampled AD signal, and determining the ADC board card corresponding to the AD signal through the handle;
and transmitting the AD signal to a memory Buffer corresponding to the memory Buffer address through the ADC board card.
8. The method according to claim 2, wherein the determining the number of expected sampling points is consistent with the number of actual sampling points includes:
and calling a ReadFile () interface to obtain the number of actual sampling points, and determining that the number of expected sampling points is consistent with the number of actual sampling points.
9. The utility model provides a device that wave form was drawn is realized to ADC integrated circuit board based on PCIE which characterized in that includes:
at least one processor, and,
a memory communicatively coupled to the at least one processor; wherein,
the memory stores instructions executable by the at least one processor to enable the at least one processor to:
if the case appointed slot position number is matched with an appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card;
setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points;
according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point number is consistent with the actual sampling point number, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal, wherein the expected sampling point number is the preset sampling point number during the AD signal sampling; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
10. A non-transitory computer storage medium storing computer-executable instructions configured to:
if the case appointed slot position number is matched with an appointed ADC board card, starting the appointed ADC board card, and acquiring a handle of the appointed ADC board card;
setting configuration parameters related to AD signal sampling for the specified ADC board card, wherein the configuration parameters comprise the number of sampling points;
according to the handle and the configuration parameters, starting the AD signal sampling, determining that the expected sampling point number is consistent with the actual sampling point number, and sending the sampled AD signal to a data processing end so as to enable the data processing end to perform data processing and perform waveform drawing on the AD signal, wherein the expected sampling point number is the preset sampling point number during the AD signal sampling; the actual sampling point number is the actual sampling point number when the AD signal is sampled.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110973989.4A CN113705821B (en) | 2021-08-24 | 2021-08-24 | PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110973989.4A CN113705821B (en) | 2021-08-24 | 2021-08-24 | PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113705821A true CN113705821A (en) | 2021-11-26 |
| CN113705821B CN113705821B (en) | 2023-06-30 |
Family
ID=78654350
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110973989.4A Active CN113705821B (en) | 2021-08-24 | 2021-08-24 | PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113705821B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105974181A (en) * | 2016-06-16 | 2016-09-28 | 武汉航达航空科技发展有限公司 | Quick detecting method for AC voltage RMS value based on FPGA board technology |
| CN109657788A (en) * | 2018-12-18 | 2019-04-19 | 北京中科寒武纪科技有限公司 | Data processing method, device and Related product |
| CN110908951A (en) * | 2019-10-30 | 2020-03-24 | 浙江科技学院 | Distributed high-speed data acquisition system based on network interface |
| CN112597097A (en) * | 2020-12-28 | 2021-04-02 | 济南浪潮高新科技投资发展有限公司 | ADC data acquisition card of PXIE interface, application method and medium thereof |
-
2021
- 2021-08-24 CN CN202110973989.4A patent/CN113705821B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105974181A (en) * | 2016-06-16 | 2016-09-28 | 武汉航达航空科技发展有限公司 | Quick detecting method for AC voltage RMS value based on FPGA board technology |
| CN109657788A (en) * | 2018-12-18 | 2019-04-19 | 北京中科寒武纪科技有限公司 | Data processing method, device and Related product |
| CN110908951A (en) * | 2019-10-30 | 2020-03-24 | 浙江科技学院 | Distributed high-speed data acquisition system based on network interface |
| CN112597097A (en) * | 2020-12-28 | 2021-04-02 | 济南浪潮高新科技投资发展有限公司 | ADC data acquisition card of PXIE interface, application method and medium thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113705821B (en) | 2023-06-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10810413B2 (en) | Wakeup method, apparatus and device based on lip reading, and computer readable medium | |
| CN107748718B (en) | Application program testing method and device and server | |
| CN109845194B (en) | Host computing device, peripheral accessory and method for secure peripheral device communication | |
| CN112463700A (en) | Method and device for controlling AXI bus bandwidth | |
| CN111693294A (en) | Vehicle detection method and device, terminal equipment and storage medium | |
| CN110209605B (en) | Register read-write method of PCIE bus network card and computing equipment | |
| EP2911064A1 (en) | Memory initializing method and electronic device supporting the same | |
| US7348995B2 (en) | Method, apparatus and computer program product for implementing picture format conversion to X, Y plot | |
| CN113705821B (en) | PCIE-based method, equipment and medium for realizing waveform drawing by ADC board card | |
| CN111143092B (en) | Fault recording data processing method, system and terminal equipment | |
| CN111221769B (en) | Single-wire read-write communication method | |
| CN216352286U (en) | Detection apparatus for I2C bus | |
| CN109639396B (en) | Data transmission method and device and computer readable storage medium | |
| CN106713902A (en) | Camera module fault detection method and apparatus, and terminal | |
| US11120652B2 (en) | Method and system for graphically displaying data stream, and vehicle diagnostic device | |
| CN109683960B (en) | Register configuration method of electric port module and electric port module thereof | |
| CN113720591A (en) | Plug-pull detection method, device and system for SD card | |
| CN100365639C (en) | First-in first-out analog unit and logic verification analog system | |
| KR100922812B1 (en) | Method and system for controlling of peripherals | |
| CN117436405B (en) | Simulation verification method and device and electronic equipment | |
| CN109672482A (en) | Radio frequency module testing method, device, equipment and storage medium | |
| CN117956047B (en) | Digital circuit and radio frequency device for multiple MIPI-RFFE interfaces | |
| CN111078118B (en) | Device and method for carrying out anti-shake treatment on keys | |
| CN103605622B (en) | A kind of method and apparatus transmitting data | |
| US12105224B2 (en) | LiDAR adaptive single-pass histogramming for low power LiDAR system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20241008 Address after: 2324, Building 1, Aosheng Building, No. 1166 Xinluo Street, High tech Zone, Jinan City, Shandong Province, 250000 Patentee after: Inspur Computer Technology Co.,Ltd. Country or region after: China Address before: 250101 building S02, 1036 Chaochao Road, high tech Zone, Jinan City, Shandong Province Patentee before: Shandong Inspur Scientific Research Institute Co.,Ltd. Country or region before: China |