CN115939030B - Method for etching contact hole without stop layer - Google Patents

Method for etching contact hole without stop layer Download PDF

Info

Publication number
CN115939030B
CN115939030B CN202211683496.8A CN202211683496A CN115939030B CN 115939030 B CN115939030 B CN 115939030B CN 202211683496 A CN202211683496 A CN 202211683496A CN 115939030 B CN115939030 B CN 115939030B
Authority
CN
China
Prior art keywords
etching
gas
contact hole
dielectric layer
depth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202211683496.8A
Other languages
Chinese (zh)
Other versions
CN115939030A (en
Inventor
王百钱
余巨峰
王庆
曾友宏
杨荣
余明斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Mingkun Semiconductor Co ltd
Original Assignee
Shanghai Mingkun Semiconductor Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Mingkun Semiconductor Co ltd filed Critical Shanghai Mingkun Semiconductor Co ltd
Priority to CN202211683496.8A priority Critical patent/CN115939030B/en
Publication of CN115939030A publication Critical patent/CN115939030A/en
Application granted granted Critical
Publication of CN115939030B publication Critical patent/CN115939030B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Abstract

The invention discloses a method for etching a contact hole without a stop layer, which comprises the following steps: s1, depositing a dielectric layer on a silicon waveguide substrate, and then coating photoresist and patterning; s2, etching the dielectric layer through an inductively coupled plasma machine table and first gas, wherein the average etching depth is h 1 The method comprises the steps of carrying out a first treatment on the surface of the S3, etching the dielectric layer through a magnetic field enhanced reactive ion etching machine table and a second gas, wherein the average etching depth is h 2 ,h 1 +h 2 =h, h is the total depth of etching; s4, removing the photoresist and the polymer through a dry method, and cleaning through a wet method to form a contact hole pattern. According to the invention, by adjusting different etching methods, the load effect of different opening areas is balanced, the substrate loss is reduced, and the consistency of contact resistance is improved.

Description

Method for etching contact hole without stop layer
Technical Field
The invention relates to the technical field of semiconductor manufacturing, in particular to a method for etching a contact hole without a stop layer.
Background
The invention patent with application number of CN201810330470 discloses a manufacturing method of a contact hole, which comprises the following steps: typically, in order to reduce the etching load effect of different opening regions, a stop layer (CESL), typically silicon nitride or silicon oxynitride, is deposited first; in structures comprising silicon waveguides, the proximity of the silicon nitride or silicon oxynitride contact etch stop layer introduces additional transmission loss to the silicon waveguide, and therefore, the use of an etch stop layer is generally avoided, thus placing high demands on reducing the etch loading effect in the different opening regions.
If a magnetic field enhanced reactive ion etching machine is used for etching (dirty mode or deposition mode), more etchant is consumed in the larger area of the opening due to the existence of a loading effect, the etching rate is slow due to low concentration of the etchant, and when the etching of the smaller area of the opening is finished, a lot of medium remains in the larger area of the opening, and the etching is seriously stopped.
If inductively coupled plasma etching (clean mode) is adopted, the etching selectivity of the substrate is generally not high enough, the product in the area with smaller opening is not easily pumped away to cause slow etching rate, and contrary to magnetic field enhanced reactive ion etching, when the etching of the area with smaller opening is completed, the over etching amount of the area with larger opening is too much, so that a lot of substrate loss is brought, and the consistency of contact resistance is poor.
Therefore, a new method for etching a contact hole without a stop layer is needed to solve the problems of the two etching methods of the contact hole.
Disclosure of Invention
In order to solve the problems, the invention provides a method for etching a contact hole without a stop layer, which balances the load effect of different opening areas by adjusting different etching methods, reduces the difference of etching depths of the contact holes with different opening areas, reduces the substrate loss and improves the consistency of contact resistance.
The technical scheme adopted by the invention is as follows:
a method for etching a contact hole without a stop layer comprises the following steps:
s1, depositing a dielectric layer on a silicon waveguide substrate, and then coating photoresist and patterning;
s2, etching the dielectric layer through an inductively coupled plasma machine table and first gas, wherein the average etching depth is h 1
S3, etching the dielectric layer through a magnetic field enhanced reactive ion etching machine table and a second gas, wherein the average etching depth is h 2 ,h 1 +h 2 =h, h is the total depth of etching;
s4, removing the photoresist and the polymer through a dry method, and cleaning through a wet method to form a contact hole pattern.
Advancing oneStep by step, etch depth h 1 And etching depth h 2 Is inversely proportional to the proportion of the open area of the dielectric layer.
Further, the etching depth h 1 The ratio of the etching depth h to the etching total depth h is in the range of 55% -75%.
Further, the first gas comprises a polymer-less gas comprising CF and argon 4 、CHF 3
Further, the second gas comprises a polymer-rich gas, oxygen and argon, the polymer-rich gas being C 4 F 6 、C 4 F 8 、C 5 F 8 One or more of the following.
Further, the polymer content in the first gas is less than the polymer content in the second gas.
Further, the selectivity ratio of the second gas is higher than a preset value, and the selectivity ratio of the second gas is the ratio of the etching rate of the dielectric layer to the etching rate of the silicon waveguide substrate.
Further, the second gas has a selectivity greater than 10.
Further, the dielectric layer comprises silicon dioxide.
Further, the silicon waveguide substrate is silicon or germanium.
The invention has the beneficial effects that:
according to the invention, by adjusting different etching methods, the load effect of different opening areas is balanced, the substrate loss is reduced, and the consistency of contact resistance is improved. Specifically, the invention firstly etches a part of medium by using an inductively coupled plasma machine, at this time, the residual thickness of the larger area of the opening is thicker than that of the smaller area of the opening, the etching depth needs to be controlled accurately, and then the etching ratio of the two etching machines is related to the specific opening area ratio by using a magnetic field enhanced reactive ion etching machine to etch the residual medium, thus effectively reducing the load effect, ensuring that the substrate loss of the larger area of the opening and the smaller area of the opening is basically consistent, and improving the consistency of contact resistance. The present invention is not limited to contact hole etching, and is applicable to holes without a stop layer.
Drawings
FIG. 1 is a flow chart of a method for non-stop contact hole etching in accordance with an embodiment of the present invention.
Fig. 2 is a schematic diagram of step S1 according to an embodiment of the present invention.
Fig. 3 is a schematic diagram of step S2 according to an embodiment of the present invention.
Fig. 4 is a schematic diagram of step S3 according to an embodiment of the present invention.
Fig. 5 is a schematic diagram of step S4 according to an embodiment of the present invention.
Detailed Description
Specific embodiments of the present invention will now be described in order to provide a clearer understanding of the technical features, objects and effects of the present invention. It should be understood that the particular embodiments described herein are illustrative only and are not intended to limit the invention, i.e., the embodiments described are merely some, but not all, of the embodiments of the invention. All other embodiments, which can be made by a person skilled in the art without making any inventive effort, are intended to be within the scope of the present invention.
As shown in fig. 1, the embodiment provides a method for etching a contact hole without a stop layer, which includes the following steps:
s1, as shown in FIG. 2, a dielectric layer is deposited on a silicon waveguide substrate, and then photoresist is coated and patterned. The silicon waveguide substrate is silicon or germanium, and a stop layer is not arranged above the silicon waveguide substrate, and the dielectric layer is typically silicon dioxide.
S2, as shown in FIG. 3, etching the dielectric layer by using an inductively coupled plasma machine and a first gas, wherein the average etching depth is h1. The residual thickness of the larger area of the opening is thinner than that of the smaller area of the opening, and the etching depth is required to be accurately controlled.
Preferably, the first gas comprises a polymer-less gas, which may be CF, and argon, and the polymer content should be low 4 、CHF 3 . Preferably, the optimal ratio of the etching depth h1 to the etching total depth h is 55% -75%.
Specifically, the inductively coupled plasma apparatus employs clean mode (cleaning mode) for etching.
S3, as shown in FIG. 4, etching the dielectric layer by a magnetic field enhanced reactive ion etching machine and a second gas, wherein the average etching depth is h 2 ,h 1 +h 2 =h, h is the total depth of etching. Wherein the etching depth h 1 And etching depth h 2 Is inversely proportional to the proportion of the open area of the dielectric layer.
Preferably, the second gas comprises a polymer rich gas, oxygen and argon, the polymer rich gas being C 4 F 6 、C 4 F 8 、C 5 F 8 One or more of the following.
The selectivity of the second gas, which is the ratio of the etch rate of the dielectric layer to the etch rate of the silicon waveguide substrate, should be higher than a preset value so that the loss of the substrate can be controlled to a minimum. Preferably, the second gas should be selected to have a ratio of greater than 10.
Specifically, the magnetic field enhanced reactive ion etching machine adopts a dirty mode or a deposition mode for etching.
S4, removing the photoresist and the polymer through a dry method, and cleaning through a wet method to form a contact hole pattern as shown in FIG. 5.
In step S2, etching conditions of the inductively coupled plasma apparatus are: the pressure is 5-30MT, the power is 400-900W, the bias voltage is 100-300V, and the etching gas is mainly CF of 30-100SCCM (standard milliliter per minute) 4 CHF of 3-20SCCM 3 Ar of 3-20SCCM, and etching total depth is 55% -75%.
Preferably, the optimal etching conditions in step S2 are: pressure 12MT, power 620W, bias voltage 155V, etching gas CF of mainly 47SCCM 4 CHF of 11SCCM 3 Ar of 15 SCCM.
In step S3, the etching conditions of the magnetic field enhanced reactive ion etching machine are as follows: the etching gas being mainly C 4 F 8 、C 5 F 8 、C 4 F 6 The gas with higher C/F ratio is matched with a certain amount of Ar and O 2 Silicon dioxide versus silicon or germaniumThe selection ratio is more than 10.
Preferably, the optimal etching conditions in step S3 are: pressure 46MT, power 1420W, etching gas mainly 11SCCM C 4 F 8 O of 6SCCM 2 CO of 52SCCM, ar of 103 SCCM.
The foregoing is merely a preferred embodiment of the invention, and it is to be understood that the invention is not limited to the form disclosed herein but is not to be construed as excluding other embodiments, but is capable of numerous other combinations, modifications and environments and is capable of modifications within the scope of the inventive concept, either as taught or as a matter of routine skill or knowledge in the relevant art. And that modifications and variations which do not depart from the spirit and scope of the invention are intended to be within the scope of the appended claims.

Claims (9)

1. The method for etching the contact hole without the stop layer is characterized by comprising the following steps of:
s1, depositing a dielectric layer on a silicon waveguide substrate, and then coating photoresist and patterning;
s2, etching the dielectric layer through an inductively coupled plasma machine and first gas, wherein the average etching depth ish 1 At this time, the remaining thickness of the larger area of the opening is thinner than that of the smaller area of the opening;
s3, etching the dielectric layer through a magnetic field enhanced reactive ion etching machine table and a second gas, wherein the average etching depth ish 2h 1 + h 2 = hhIs the total etching depth; depth of etchingh 1 And etching depthh 2 Inversely proportional to the ratio of the open areas of the dielectric layer, such that the substrate loss is substantially uniform in the larger open areas and the smaller open areas;
and S4, removing the photoresist and the polymer by a dry method, and forming a contact hole pattern by wet cleaning.
2. The method for etching a contact hole without a stop layer according to claim 1, wherein the etching depth ish 1 And etching total depthhThe proportion range of (2) includes 55% -75%.
3. The method of non-stop layer contact hole etching of claim 1, wherein the first gas comprises a polymer less gas comprising CF and argon 4 、CHF 3
4. The method of claim 1, wherein the second gas comprises a polymer rich gas, oxygen and argon, the polymer rich gas being C 4 F 6 、C 4 F 8 、C 5 F 8 One or more of the following.
5. The method of non-stop layer contact hole etching of claim 1, wherein a polymer content in the first gas is less than a polymer content in the second gas.
6. The method of claim 1, wherein the selectivity of the second gas is higher than a predetermined value, the selectivity of the second gas being a ratio of an etch rate of the dielectric layer to an etch rate of the silicon waveguide substrate.
7. The method of non-stop layer contact hole etching of claim 6, wherein the second gas has a selectivity greater than 10.
8. The method of non-stop layer contact hole etching of any of claims 1-7, wherein the dielectric layer comprises silicon dioxide.
9. The method of non-stop layer contact hole etching of any of claims 1-7, wherein the silicon waveguide substrate is silicon or germanium.
CN202211683496.8A 2022-12-27 2022-12-27 Method for etching contact hole without stop layer Active CN115939030B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211683496.8A CN115939030B (en) 2022-12-27 2022-12-27 Method for etching contact hole without stop layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211683496.8A CN115939030B (en) 2022-12-27 2022-12-27 Method for etching contact hole without stop layer

Publications (2)

Publication Number Publication Date
CN115939030A CN115939030A (en) 2023-04-07
CN115939030B true CN115939030B (en) 2024-02-20

Family

ID=86557571

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211683496.8A Active CN115939030B (en) 2022-12-27 2022-12-27 Method for etching contact hole without stop layer

Country Status (1)

Country Link
CN (1) CN115939030B (en)

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08222552A (en) * 1995-02-17 1996-08-30 Sony Corp Plasma etching of silicon oxide based material layer
EP0813233A2 (en) * 1996-06-12 1997-12-17 Applied Materials, Inc. Method of etching dielectric layer using a plasma generated from a mixture of flourohydrocarbon gas, NH3-genrating gas, and carbon-oxygen containing gas
KR20020001113A (en) * 2000-06-26 2002-01-09 윤종용 method for manufacturing semiconductor devices
CN101202243A (en) * 2006-12-13 2008-06-18 上海华虹Nec电子有限公司 Method for etching suspending type etch blocking layer contact hole in embedded flash memory device
CN101593692A (en) * 2008-05-29 2009-12-02 中芯国际集成电路制造(北京)有限公司 Lithographic method
CN101894791A (en) * 2009-05-18 2010-11-24 中芯国际集成电路制造(北京)有限公司 Formation method of contact hole
CN102623396A (en) * 2012-04-17 2012-08-01 上海华力微电子有限公司 Method for forming connection holes
CN102683273A (en) * 2012-05-04 2012-09-19 上海华力微电子有限公司 Method for forming contact holes
CN103050433A (en) * 2011-10-17 2013-04-17 中芯国际集成电路制造(上海)有限公司 Semiconductor contact hole structure and manufacturing method thereof
CN103199058A (en) * 2013-04-19 2013-07-10 中微半导体设备(上海)有限公司 Method for etching through hole
CN103633106A (en) * 2013-11-28 2014-03-12 上海华力微电子有限公司 CMOS (complementary metal oxide semiconductor) contact hole etching method and CMOS manufacturing method
CN104658882A (en) * 2013-11-25 2015-05-27 北京北方微电子基地设备工艺研究中心有限责任公司 Etching method for controlling micro-loading effect of depth of shallow trench
CN105826245A (en) * 2015-01-09 2016-08-03 中芯国际集成电路制造(上海)有限公司 Method for forming semiconductor structure
CN108666263A (en) * 2018-04-13 2018-10-16 上海华力集成电路制造有限公司 The manufacturing method of contact hole
CN115410991A (en) * 2022-09-16 2022-11-29 上海华力微电子有限公司 Contact hole forming method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6787475B2 (en) * 2001-09-06 2004-09-07 Zhuxu Wang Flash step preparatory to dielectric etch

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08222552A (en) * 1995-02-17 1996-08-30 Sony Corp Plasma etching of silicon oxide based material layer
EP0813233A2 (en) * 1996-06-12 1997-12-17 Applied Materials, Inc. Method of etching dielectric layer using a plasma generated from a mixture of flourohydrocarbon gas, NH3-genrating gas, and carbon-oxygen containing gas
KR20020001113A (en) * 2000-06-26 2002-01-09 윤종용 method for manufacturing semiconductor devices
CN101202243A (en) * 2006-12-13 2008-06-18 上海华虹Nec电子有限公司 Method for etching suspending type etch blocking layer contact hole in embedded flash memory device
CN101593692A (en) * 2008-05-29 2009-12-02 中芯国际集成电路制造(北京)有限公司 Lithographic method
CN101894791A (en) * 2009-05-18 2010-11-24 中芯国际集成电路制造(北京)有限公司 Formation method of contact hole
CN103050433A (en) * 2011-10-17 2013-04-17 中芯国际集成电路制造(上海)有限公司 Semiconductor contact hole structure and manufacturing method thereof
CN102623396A (en) * 2012-04-17 2012-08-01 上海华力微电子有限公司 Method for forming connection holes
CN102683273A (en) * 2012-05-04 2012-09-19 上海华力微电子有限公司 Method for forming contact holes
CN103199058A (en) * 2013-04-19 2013-07-10 中微半导体设备(上海)有限公司 Method for etching through hole
CN104658882A (en) * 2013-11-25 2015-05-27 北京北方微电子基地设备工艺研究中心有限责任公司 Etching method for controlling micro-loading effect of depth of shallow trench
CN103633106A (en) * 2013-11-28 2014-03-12 上海华力微电子有限公司 CMOS (complementary metal oxide semiconductor) contact hole etching method and CMOS manufacturing method
CN105826245A (en) * 2015-01-09 2016-08-03 中芯国际集成电路制造(上海)有限公司 Method for forming semiconductor structure
CN108666263A (en) * 2018-04-13 2018-10-16 上海华力集成电路制造有限公司 The manufacturing method of contact hole
CN115410991A (en) * 2022-09-16 2022-11-29 上海华力微电子有限公司 Contact hole forming method

Also Published As

Publication number Publication date
CN115939030A (en) 2023-04-07

Similar Documents

Publication Publication Date Title
US5968844A (en) Method for etching nitride features in integrated circuit construction
KR20020020912A (en) Production method for semiconductor integrated circuit device and semiconductor integrated circuit device
CN100423208C (en) Dielectric etch method with high source and low bombardment plasma providing high etch rates
TWI416609B (en) Methods for minimizing mask undercuts and notches for plasma processing system
JP2001244337A (en) Method and apparatus for forming film on substrate
CN103578973B (en) The circulation lithographic method of silicon nitride high depth-to-width ratio hole
CN115939030B (en) Method for etching contact hole without stop layer
CN102154650B (en) Thick aluminum etching method during producing bipolar integrated circuit
JP2006024730A (en) Manufacturing method of semiconductor device
KR20040070812A (en) Method for forming gate of semiconductor element
KR100434887B1 (en) Process for Manufacturing Semiconductor Device
JP2687787B2 (en) Dry etching method
JPH04251926A (en) Manufacture of semiconductor device
JP2001085389A (en) Dry-etching method for semiconductor device
US6815341B2 (en) Method for fabricating metal interconnect in a carbon-containing silicon oxide film
JP2000269192A (en) Method for dry etching and manufacture of semiconductor device
JPH01280317A (en) Dry etching
JP3383939B2 (en) Dry etching method
CN105390441B (en) A kind of method of through-hole pattern in improvement low dielectric coefficient medium layer
JP2006128245A (en) Method of processing insulating film
JP2001250862A (en) Method of forming contact hole
KR100407983B1 (en) Pt ETCHING PROCESS
JPH0423322A (en) Manufacture of semiconductor device
TW573338B (en) Method for improving fence defect of dual damascene structure
JP2811880B2 (en) Dry etching method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant