CN115885269A - 芯片及芯片封装 - Google Patents
芯片及芯片封装 Download PDFInfo
- Publication number
- CN115885269A CN115885269A CN202080103119.5A CN202080103119A CN115885269A CN 115885269 A CN115885269 A CN 115885269A CN 202080103119 A CN202080103119 A CN 202080103119A CN 115885269 A CN115885269 A CN 115885269A
- Authority
- CN
- China
- Prior art keywords
- chip
- buffer
- circuit
- input end
- output end
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017509—Interface arrangements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
本申请提供了一种芯片及芯片封装，涉及芯片互连技术领域，能够降低芯片互连接口的功耗和面积。该芯片包括芯片互连接口，芯片互连接口包括缓冲器；该缓冲器为标准单元；缓冲器的输出端和输入端中，一个与芯片有源面的连接部连接，另一个与芯片中的内部数字电路连接；该芯片有源面的连接部与外部的芯片连接。
Description
PCT国内申请，说明书已公开。
Claims (11)
- PCT国内申请，权利要求书已公开。
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/CN2020/112590 WO2022041221A1 (zh) | 2020-08-31 | 2020-08-31 | 芯片及芯片封装 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115885269A true CN115885269A (zh) | 2023-03-31 |
Family
ID=80354372
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202080103119.5A Pending CN115885269A (zh) | 2020-08-31 | 2020-08-31 | 芯片及芯片封装 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP4198752A4 (zh) |
| CN (1) | CN115885269A (zh) |
| WO (1) | WO2022041221A1 (zh) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115514704B (zh) * | 2022-07-18 | 2023-08-22 | 华为技术有限公司 | 一种通信芯片及数据交换装置、交换设备 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5880607A (en) * | 1996-05-01 | 1999-03-09 | Sun Microsystems, Inc. | Clock distribution network with modular buffers |
| US8736328B2 (en) * | 2011-12-22 | 2014-05-27 | Intel Corporation | Low power, jitter and latency clocking with common reference clock signals for on-package input/output interfaces |
| US9647668B2 (en) * | 2012-01-13 | 2017-05-09 | Altera Corporation | Apparatus for flexible electronic interfaces and associated methods |
| US9761533B2 (en) * | 2015-10-16 | 2017-09-12 | Xilinx, Inc. | Interposer-less stack die interconnect |
| CN109388826B (zh) * | 2017-08-09 | 2023-09-12 | 默升科技集团有限公司 | 使能2.5d器件级静态时序分析的管芯接口 |
-
2020
- 2020-08-31 CN CN202080103119.5A patent/CN115885269A/zh active Pending
- 2020-08-31 WO PCT/CN2020/112590 patent/WO2022041221A1/zh unknown
- 2020-08-31 EP EP20950890.2A patent/EP4198752A4/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| WO2022041221A1 (zh) | 2022-03-03 |
| EP4198752A4 (en) | 2023-09-20 |
| EP4198752A1 (en) | 2023-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8149906B2 (en) | Data transfer between chips in a multi-chip semiconductor device with an increased data transfer speed | |
| KR100845751B1 (ko) | 패키징된 다이를 테스트하기 위한 시스템 및 방법 | |
| CN102891666B (zh) | 半导体集成电路及其信号传输方法 | |
| US20090102503A1 (en) | Semiconductor device, semiconductor chip, interchip interconnect test method, and interchip interconnect switching method | |
| CN107431061A (zh) | 用于多裸片封装中通信的方法和电路 | |
| US8754704B2 (en) | Through-silicon via self-routing circuit and routing method thereof | |
| US20110234285A1 (en) | Switching device and semiconductor integrated circuit device including the same | |
| CN115885269A (zh) | 芯片及芯片封装 | |
| US9633928B2 (en) | Through-silicon via access device for integrated circuits | |
| CN117517932A (zh) | 一种芯粒间tsv测试电路及测试方法 | |
| KR101208960B1 (ko) | 반도체 장치 및 이의 테스트 방법 | |
| CN111183517B (zh) | 具有中介层的并行prbs测试的ic裸片 | |
| KR20150026002A (ko) | 반도체 집적회로 | |
| KR101005459B1 (ko) | 반도체 장치 | |
| US20060187971A1 (en) | Method and apparatus for concurrently transmitting a digital control signal and an analog signal from a sending circuit to a receiving circuit | |
| US11994553B2 (en) | Signal transmission circuit and method, and integrated circuit (IC) | |
| US11495498B2 (en) | Semiconductor device and test method thereof | |
| US7657804B2 (en) | Plesiochronous transmit pin with synchronous mode for testing on ATE | |
| CN109192240B (zh) | 边界测试电路、存储器及边界测试方法 | |
| CN111383908A (zh) | 三维集成电路芯片的贯孔修复方法及修复系统 | |
| Osewold et al. | A coding-based configurable and asymmetrical redundancy scheme for 3-D interconnects | |
| CN113097179A (zh) | 一种具有中介层的封装结构 | |
| US8907737B2 (en) | Apparatus, system and method for configuring signal modulation | |
| US7650543B2 (en) | Plesiochronous receiver pin with synchronous mode for testing on ATE | |
| CN112216680A (zh) | 包括穿通电极的半导体器件 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |