CN115552853A - 增强型离散时间前馈均衡器 - Google Patents
增强型离散时间前馈均衡器 Download PDFInfo
- Publication number
- CN115552853A CN115552853A CN202180032627.3A CN202180032627A CN115552853A CN 115552853 A CN115552853 A CN 115552853A CN 202180032627 A CN202180032627 A CN 202180032627A CN 115552853 A CN115552853 A CN 115552853A
- Authority
- CN
- China
- Prior art keywords
- ffe
- circuit
- filter
- preamplifier
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003111 delayed effect Effects 0.000 claims abstract description 6
- 239000003990 capacitor Substances 0.000 claims description 22
- 230000007850 degeneration Effects 0.000 claims description 10
- 230000004044 response Effects 0.000 description 7
- 238000001914 filtration Methods 0.000 description 3
- 108091006146 Channels Proteins 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/4508—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using bipolar transistors as the active amplifying circuit
- H03F3/45098—PI types
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/561—Voltage to current converters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
- G11C27/026—Sample-and-hold arrangements using a capacitive memory element associated with an amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
- H03F3/183—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/4508—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using bipolar transistors as the active amplifying circuit
- H03F3/45085—Long tailed pairs
- H03F3/45089—Non-folded cascode stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/04—Frequency selective two-port networks
- H03H11/0422—Frequency selective two-port networks using transconductance amplifiers, e.g. gmC filters
- H03H11/0427—Filters using a single transconductance amplifier; Filters derived from a single transconductor filter, e.g. by element substitution, cascading, parallel connection
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
- H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
- H04L25/03076—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure not using decision feedback
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03114—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals
- H04L25/03133—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals with a non-recursive structure
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45488—Indexing scheme relating to differential amplifiers the CSC being a pi circuit and a capacitor being used at the place of the resistor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H15/00—Transversal filters
- H03H15/02—Transversal filters using analogue shift registers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03178—Arrangements involving sequence estimation techniques
- H04L25/03248—Arrangements for operating in conjunction with other apparatus
- H04L25/03254—Operation with other circuitry for removing intersymbol interference
- H04L25/03261—Operation with other circuitry for removing intersymbol interference with impulse-response shortening filters
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Automation & Control Theory (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Electromagnetism (AREA)
- Multimedia (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Amplifiers (AREA)
- Networks Using Active Elements (AREA)
- Filters That Use Time-Delay Elements (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
一种N抽头前馈均衡器(FFE)(100)包括:一组N个FFE抽头,其并联耦合在一起;滤波器(140),其耦合在第(N‑1)个FFE抽头与第N个FFE抽头之间;以及加法器,其耦合到所述一组N个FFE抽头的输出。每一FFE抽头包含产生独特时延信号的独特采样及保持(S/H)电路(120、130、150)以及基于所述独特时延信号来产生独特跨导输出的独特跨导级(125、135、155)。所述滤波器致使所述N抽头FFE具有大于N个抽头的特性。在一些实例中,所述滤波器是致使大于N的系数具有与第N个系数相反的极性的一阶高通滤波器。在一些实例中,所述滤波器是致使大于N的系数具有与所述第N个系数相同的极性的一阶低通滤波器。
Description
背景技术
均衡是在传输器或接收器处调节电信号以补偿通道引发的符号间干扰(ISI)且改进信号完整性的过程。前馈均衡(FFE)是一种常见的均衡技术,其采用具有经编程以调整信号的脉冲及频率响应的一系列抽头权重的有限脉冲响应(FIR)滤波器。FFE的性能对应于所实施抽头的数目。然而,FFE抽头可能消耗大量的功率,使得改进FFE的性能是以增加功率消耗为代价的。
发明内容
一种前馈均衡器(FFE)包括:一组N个FFE抽头,其并联耦合在一起;滤波器,其耦合在第(N-1)个FFE抽头与第N个FFE抽头之间;以及加法器,其耦合到所述一组N个FFE抽头的输出。每一FFE抽头包含产生独特时延信号的独特采样及保持(S/H)电路以及经配置以基于所述独特时延信号来产生独特跨导输出的独特跨导级。耦合在所述第(N-1)个FFE抽头与所述第N个FFE抽头之间的所述滤波器致使所述FFE具有大于N个抽头的特性。
在一些实施方案中,所述滤波器是一阶高通滤波器,且大于N的系数具有与第N个系数相反的极性。在一些实施方案中,所述滤波器是一阶低通滤波器,且大于N的系数具有与所述第N个系数相同的极性。在一些实施方案中,特定FFE抽头中的特定S/H电路包括第一跟踪及保持(T/H)电路以及第二T/H电路。所述第一及第二T/H电路中的至少一者可包含前置放大器及开关射极跟随器。
在一些实例中,所述前置放大器包含退化电容器,所述退化电容器的电容被选择为扩展所述前置放大器的带宽。在一些实例中,所述第一及第二T/H电路中的所述至少一者包含耦合在所述前置放大器与所述开关射极跟随器之间的前馈电容器。所述前馈电容器的电容被选择为减少保持模式馈通。对于第N个S/H电路,所述第一T/H电路的所述前置放大器可包含耦合在所述第(N-1)个FFE抽头与所述第N个FFE抽头之间的所述滤波器,例如滤波电容器。
附图说明
对于各个实例的详细描述,将参考附图,其中:
图1说明具有扩展抽头的前馈均衡器。
图2展示说明理想三抽头前馈均衡器中的不同滤波器的样本脉冲响应的曲线图。
图3A到3B说明在图1中所展示的前馈均衡器中包含的采样及保持电路中使用的跟踪及保持放大器。
具体实施方式
通过在第N个采样及保持(S/H)电路之前包含无源滤波器,所描述的N抽头前馈均衡器可具有大于N抽头前馈均衡器的特性。滤波器在后达抽头中创建适当量值的尾部以模仿大于N个抽头。因为滤波器是无源的,所以其不消耗任何额外功率。如果滤波器是一阶高通滤波器,那么大于N的高阶系数具有与第N个系数相反的极性。如果滤波器是一阶低通滤波器,那么大于N的高阶系数具有与第N个系数相同的极性。滤波器可为任何适当阶的滤波器。在一些实例中,第N个S/H电路的主控跟踪及保持(T/H)电路中的前置放大器包含滤波器。
图1说明具有扩展抽头的前馈均衡器100。前馈均衡器100包含采样及保持(S/H)电路120、130及150、可编程滤波器140、跨导级125、135及155以及电阻器RL。S/H电路120、130及150接收时钟信号CLK 110。S/H电路120也接收输入信号Vin 105。S/H电路120的输出提供到跨导级125及S/H电路130。S/H电路130的输出提供到跨导级135及滤波器140。滤波器140的输出提供到S/H电路150。S/H电路150的输出提供到跨导级155。
跨导级125、135及155的输出耦合到电阻器RL,所述电阻器进一步耦合到供应电压轨Vcc 115。输出信号Vout 160提供在跨导级125、135及155的输出在其处耦合到电阻器RL的节点处。S/H电路120及跨导级125包括先驱抽头,S/H电路130及跨导级135包括主抽头,且S/H电路150及跨导级155包括后达抽头。在这个实例中,前馈均衡器100是N抽头前馈均衡器,其中N等于3。然而,在其它实例中,前馈均衡器100可通过包含额外S/H电路而具有四个或更多个抽头。
通过利用滤波器140在后达抽头中创建适当量值的尾部,可增强N抽头前馈均衡器100以具有>N个抽头的特性。滤波器140可为无源滤波器,使得前馈均衡器100中包含滤波器140基本上不改变前馈均衡器100的功率消耗。如果滤波器140是一阶低通滤波器,那么大于N的高阶系数具有与第N个系数相同的极性。如果滤波器140是一阶高通滤波器,那么大于N的高阶系数具有与第N个系数相反的极性。可利用可变电阻器及电容器以及电阻器及电容器的网络对滤波器140进行编程,所述网络具有用来耦合及解耦所述网络的开关。
图2展示说明图1中所展示的理想三抽头前馈均衡器100中的不同滤波器的样本脉冲响应的曲线图200。时间210处的脉冲对应于先驱抽头。时间220处的脉冲对应于主抽头。时间230处的脉冲对应于第一后达抽头。样本响应240对应于一阶高通滤波器140,且大于3的更高阶系数具有与第三系数相反的极性。样本响应250对应于传递函数等于1的没有额外抽头的滤波器140。样本响应260对应于一阶低通滤波器140,且大于3的更高阶系数具有与第三系数相同的极性。
为了获得所期望的滤波特性,滤波器140可为任何阶的滤波器。在其中滤波器140是一阶低通滤波器的实例中,第N个系数ctap(N)可表示为:
其中Gm(N)表示第N个抽头的跨导级的增益,RL表示电阻器RL的电阻,Tb表示输入信号Vin 105的位周期,且τ表示滤波器140的时间常数。可基于通道损耗特性来选择滤波器140的时间常数τ。高阶系数ctap(n)(其中n大于N)可表示为:
在其中滤波器140是一阶高通滤波器的实例中,第N个系数ctap(N)可表示为:
其中Gm(N)表示第N个抽头之前的跨导级的增益。高阶系数ctap(n)(其中n大于N)可表示为:
图3A到B说明在图1中所展示的前馈均衡器100中包含的S/H电路,例如S/H电路120、130及150中使用的实例跟踪及保持(T/H)放大器300。T/H放大器300包含具有两个开关射极跟随器350A到B的前置放大器340。在图3A中,前置放大器340包含与退化电阻器Rs并联耦合的退化电容器Cs 360A。前置放大器340在近似以下内容下展现极点:
其中C1表示开关射极跟随器350A或350B的输入电容,以及在近似以下内容下的极点:
其中Gm表示晶体管Q1及Q2的跨导。前置放大器340在以下内容下展现零
可选择Cs 360A的电容使得在以下内容下的零
抵消在以下内容下的极点
从而扩展T/H放大器300A的带宽。前馈电容器Cf 370A到B分别耦合在前置放大器340与开关射极跟随器350A到B之间,且通过分别对抗晶体管QEF1、QEF2的基极-射极电容的影响来抵消或减少保持模式馈通。
图3B说明S/H电路150的主控T/H放大器,所述主控T/H放大器可经重新配置使得前置放大器340并入滤波器140的滤波特性且消除对单独滤波电路140的需要。在一种配置中,主控T/H放大器300B中的前置放大器340省略退化电容器Cs 360B。在另一配置中,主控T/H放大器300B中的前置放大器340包含退化电容器Cs 360B及耦合在前馈电容器Cf 370A与Cf370B之间的额外电容器CL 380。在两种配置中,除S/H电路150的主控T/H放大器的部分以外,前置放大器340还充当滤波器140。
贯穿说明书使用术语“耦合”。所述术语可涵盖实现与本描述一致的功能关系的连接、通信或信号路径。例如,如果装置A产生信号以控制装置B执行动作,那么在第一实例中装置A耦合到装置B,或在第二实例中装置A通过中介组件C耦合到装置B,前提是中介组件C基本上不改变装置A与装置B之间的功能关系使得装置B由装置A经由装置A产生的控制信号来控制。
在权利要求书的范围内,对所描述实施例进行修改是可能的,且其它实施例也是可能的。
Claims (22)
1.一种前馈均衡器(FFE),其包括:
一组N个FFE抽头,其并联耦合在一起,其中所述N个FFE抽头中的每一FFE抽头包括:
独特采样及保持(S/H)电路,其经配置以产生独特时延信号;以及
独特跨导级,其经配置以基于所述独特时延信号来产生独特跨导输出;
滤波器,其耦合在第(N-1)个FFE抽头与第N个FFE抽头之间;以及
加法器,其耦合到所述一组N个FFE抽头的输出。
2.根据权利要求1所述的FFE,其中所述滤波器包括一阶高通滤波器使得大于N的系数具有与第N个系数相反的极性。
3.根据权利要求1所述的FFE,其中所述滤波器包括一阶低通滤波器使得大于N的系数具有与第N个系数相同的极性。
4.根据权利要求1所述的FFE,其中特定FFE抽头中的特定S/H电路包括第一跟踪及保持(T/H)电路以及第二T/H电路。
5.根据权利要求4所述的FFE,其中所述特定S/H电路中的所述第一及第二T/H电路中的至少一者包括:
前置放大器;及
开关射极跟随器。
6.根据权利要求5所述的FFE,其中所述前置放大器包括退化电容器,其中所述退化电容器的电容被选择为扩展所述前置放大器的带宽。
7.根据权利要求5所述的FFE,其中所述第一及第二T/H电路中的所述至少一者进一步包括耦合在所述前置放大器与所述开关射极跟随器之间的前馈电容器,其中所述前馈电容器的电容被选择为减少保持模式馈通。
8.根据权利要求5所述的FFE,其中所述特定FFE抽头是所述第N个FFE抽头,其中所述特定S/H电路是第N个S/H电路,其中所述第一及第二T/H电路中的所述至少一者是所述第一T/H电路,其中所述前置放大器进一步包括耦合在所述第(N-1)个FFE抽头与所述第N个FFE抽头之间的所述滤波器。
9.根据权利要求8所述的FFE,其中所述前置放大器包括滤波电容器。
10.一种设备,其包括:
一组N个采样及保持(S/H)电路,其串联耦合在一起;
滤波器,其耦合在第(N-1)个S/H电路与第N个S/H电路之间;
一组N个跨导级,其中每一跨导级耦合到所述N个S/H电路中的独特S/H电路的输出;以及
加法器,其耦合到所述N个跨导级的输出。
11.根据权利要求10所述的设备,其中所述滤波器包括一阶高通滤波器使得大于N的系数具有与第N个系数相反的极性。
12.根据权利要求10所述的设备,其中所述滤波器包括一阶低通滤波器使得大于N的系数具有与第N个系数相同的极性。
13.根据权利要求10所述的设备,其中所述一组N个S/H电路中的S/H电路包括跟踪及保持(T/H)电路。
14.根据权利要求10所述的设备,其中所述T/H电路包括:
前置放大器,其耦合到所述T/H电路的输入;及
开关射极跟随器,其耦合到所述前置放大器的输出及所述T/H电路的输出。
15.根据权利要求14所述的设备,其中所述前置放大器包括退化电容器,且其中所述T/H电路进一步包括耦合在所述前置放大器与所述开关射极跟随器之间的前馈电容器。
16.根据权利要求14所述的设备,其中所述S/H电路是所述第N个S/H电路,其中所述前置放大器进一步包括所述滤波器。
17.一种前馈均衡器(FFE),其包括:
第一采样及保持(S/H)电路,其经配置以接收输入信号及时钟信号且输出第一重定时信号;
第一放大器,其经配置以接收所述第一重定时信号且输出第一加权信号;
第二S/H电路,其经配置以接收所述第一重定时信号及所述时钟信号且输出第二重定时信号;
第二放大器,其经配置以接收所述第二重定时信号且输出第二加权信号;
滤波器,其经配置以接收所述第二重定时信号且输出滤波信号;
第三S/H电路,其经配置以接收所述滤波信号及所述时钟信号且输出第三重定时信号;
第三放大器,其经配置以接收所述第三重定时信号且输出第三加权信号;以及
加法器,其经配置以组合所述第一、第二及第三加权信号。
18.根据权利要求17所述的FFE,其中所述滤波器包括一阶高通滤波器使得所述FFE的均衡大于三个抽头,其中超过第三系数的更高阶系数具有与所述第三系数相反的极性。
19.根据权利要求17所述的FFE,其中所述滤波器包括一阶低通滤波器使得所述FFE的均衡大于三个抽头,其中超过第三系数的更高阶系数具有与所述第三系数相同的极性。
20.根据权利要求17所述的FFE,其中所述第三S/H电路包括主控跟踪及保持(T/H)电路及从属T/H电路。
21.根据权利要求20所述的FFE,其中所述主控T/H电路包括:
前置放大器,其中所述前置放大器包括所述滤波器;及
开关射极跟随器。
22.根据权利要求21所述的FFE,其中所述前置放大器进一步包括退化电容器,其中
所述主控T/H电路进一步包括耦合在所述前置放大器与所述开关射极跟随器之间的前馈电容器。
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202063045496P | 2020-06-29 | 2020-06-29 | |
US63/045,496 | 2020-06-29 | ||
US17/095,869 | 2020-11-12 | ||
US17/095,869 US11539555B2 (en) | 2020-06-29 | 2020-11-12 | Enhanced discrete-time feedforward equalizer |
PCT/US2021/039486 WO2022006030A1 (en) | 2020-06-29 | 2021-06-29 | Enhanced discrete-time feedforward equalizer |
Publications (1)
Publication Number | Publication Date |
---|---|
CN115552853A true CN115552853A (zh) | 2022-12-30 |
Family
ID=79030621
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202180032627.3A Pending CN115552853A (zh) | 2020-06-29 | 2021-06-29 | 增强型离散时间前馈均衡器 |
Country Status (5)
Country | Link |
---|---|
US (1) | US11539555B2 (zh) |
JP (1) | JP2023533709A (zh) |
CN (1) | CN115552853A (zh) |
DE (1) | DE112021003481T5 (zh) |
WO (1) | WO2022006030A1 (zh) |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3879664A (en) | 1973-05-07 | 1975-04-22 | Signatron | High speed digital communication receiver |
US7184478B2 (en) | 2003-06-19 | 2007-02-27 | Applied Micro Circuits Corporation | High speed circuits for electronic dispersion compensation |
US8743943B2 (en) | 2005-07-28 | 2014-06-03 | Altera Corporation | High-speed data reception circuitry and methods |
US8341689B2 (en) | 2005-09-07 | 2012-12-25 | Intersil Americas Inc. | Automatic frequency compensation of video signals transmitted across cables |
US8548110B2 (en) | 2007-01-09 | 2013-10-01 | Rambus Inc. | Receiver with clock recovery circuit and adaptive sample and equalizer timing |
US8582978B2 (en) | 2008-01-16 | 2013-11-12 | Finisar Corporation | Logging mechanism for an intelligent transmitter module |
US9100555B2 (en) | 2011-06-03 | 2015-08-04 | Parade Technologies, Ltd. | Hybrid mode repeater/re-driver for high speed digital video signaling |
US8558597B2 (en) * | 2012-02-10 | 2013-10-15 | International Business Machines Corporation | High-resolution phase interpolators |
US8977139B2 (en) | 2012-10-29 | 2015-03-10 | Finisar Corporation | Integrated circuits in optical receivers |
KR101985977B1 (ko) | 2012-11-16 | 2019-06-04 | 에스케이하이닉스 주식회사 | 등화장치 및 그 동작 방법 |
US9210008B2 (en) | 2013-08-07 | 2015-12-08 | Texas Instruments Incorporated | SerDes communications with retiming receiver supporting link training |
US9455046B2 (en) | 2015-01-26 | 2016-09-27 | 9011579 Canada Incorporee | Adaptive analog-to-digital conversion based on signal prediction |
US9692589B2 (en) | 2015-07-17 | 2017-06-27 | Intel Corporation | Redriver link testing |
US9935839B2 (en) | 2016-03-03 | 2018-04-03 | Parade Technologies, Ltd. | Display data channel snooping scheme for retimers |
US10313165B2 (en) * | 2017-03-08 | 2019-06-04 | Credo Technology Group Limited | Finite impulse response analog receive filter with amplifier-based delay chain |
US10523218B2 (en) | 2017-04-18 | 2019-12-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Track-and-hold charge pump and PLL |
CN108418582B (zh) | 2018-02-11 | 2020-08-25 | 华为技术有限公司 | 传输信号的方法、驱动器及系统 |
US10305704B1 (en) | 2018-06-07 | 2019-05-28 | Texas Instruments Incorporated | Decision feedback equalization with independent data and edge feedback loops |
US20190044760A1 (en) | 2018-06-20 | 2019-02-07 | Intel Corporation | Technologies for optimizing transmitter equalization with high-speed retimer |
US10659337B2 (en) | 2018-08-28 | 2020-05-19 | Inphi Corporation | Retimer data communication modules |
US11481015B2 (en) | 2019-06-25 | 2022-10-25 | Nxp B.V. | Power consumption management in protocol-based redrivers |
US10958487B2 (en) * | 2019-07-16 | 2021-03-23 | International Business Machines Corporation | Integrated switched-capacitor-based analog feed-forward equalizer circuits |
-
2020
- 2020-11-12 US US17/095,869 patent/US11539555B2/en active Active
-
2021
- 2021-06-29 DE DE112021003481.2T patent/DE112021003481T5/de active Pending
- 2021-06-29 WO PCT/US2021/039486 patent/WO2022006030A1/en active Application Filing
- 2021-06-29 CN CN202180032627.3A patent/CN115552853A/zh active Pending
- 2021-06-29 JP JP2023500004A patent/JP2023533709A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
WO2022006030A1 (en) | 2022-01-06 |
US20210409246A1 (en) | 2021-12-30 |
DE112021003481T5 (de) | 2023-04-27 |
US11539555B2 (en) | 2022-12-27 |
JP2023533709A (ja) | 2023-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7542508B2 (en) | Continuous-time decision feedback equalizer | |
US9806915B1 (en) | Circuit for and method of receiving an input signal | |
US10313165B2 (en) | Finite impulse response analog receive filter with amplifier-based delay chain | |
US8964826B2 (en) | Time domain analog multiplication techniques for adjusting tap weights of feed-forward equalizers | |
US7861277B2 (en) | High-speed cable with embedded power control | |
Lin et al. | A 2.5-to 3.5-Gb/s Adaptive FIR Equalizer With Continuous-Time Wide-Bandwidth Delay Line in 0.25-$ muhbox m $ CMOS | |
US8117249B1 (en) | Equalizer systems and methods utilizing analog delay elements | |
JP2005504446A (ja) | データ通信のためのプリエンファシス | |
KR102112199B1 (ko) | 데이터 전송 채널을 이퀄라이징하기 위한 시스템 및 이를 포함하는 디스플레이 | |
CN114337732B (zh) | 具有均衡电路的低功率接收器,通信单元及其方法 | |
TWI584582B (zh) | 前級放大器和使用其以減少權重係數變化的判別回授等化器 | |
EP2182688B1 (en) | Equalizer filter with mismatch tolerant detection mechanism for lower and higher frequency gain loops | |
US20040193669A1 (en) | Low-power, high-frequency finite impulse finite response (FIR) filter and method of use | |
CN115552853A (zh) | 增强型离散时间前馈均衡器 | |
US6999540B2 (en) | Programmable driver/equalizer with alterable analog finite impulse response (FIR) filter having low intersymbol interference and constant peak amplitude independent of coefficient settings | |
US7804892B1 (en) | Circuitry for providing programmable decision feedback equalization | |
Jeon et al. | A 4Gb/s half-rate DFE with switched-cap and IIR summation for data correction | |
CN116016060A (zh) | 一种用于高速串行链路的接收机模拟前端多级均衡器 | |
Vahidfar et al. | A low power, transverse analog FIR filter for feed forward equalization of gigabit Ethernet |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |