CN115268766A - Optical fiber image data high-speed storage and playback system based on FPGA - Google Patents
Optical fiber image data high-speed storage and playback system based on FPGA Download PDFInfo
- Publication number
- CN115268766A CN115268766A CN202210678430.3A CN202210678430A CN115268766A CN 115268766 A CN115268766 A CN 115268766A CN 202210678430 A CN202210678430 A CN 202210678430A CN 115268766 A CN115268766 A CN 115268766A
- Authority
- CN
- China
- Prior art keywords
- data
- optical fiber
- image data
- fpga
- frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0658—Controller construction arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/067—Distributed or networked storage systems, e.g. storage area networks [SAN], network attached storage [NAS]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/22—Adaptations for optical transmission
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
The invention discloses an optical fiber image data high-speed storage and playback system based on an FPGA (field programmable gate array). The system adopts an UltraScale + series FPGA as a controller and utilizes a high-speed serial transceiver (GTH) of the FPGA to carry out high-speed serial data transmission through an optical fiber. The optical fiber image data transmission protocol adopts an optical fiber self-defining protocol, so that the utilization rate of the optical fiber bandwidth is effectively improved, and the complexity of the transmission protocol is reduced. And when the number of the optical fiber interfaces and the number of the NVMe SSD hard disks are single or multiple, determining the corresponding relationship between the optical fiber interfaces and the NVMe SSD hard disks according to the user command. The NVMe host controller is realized by adopting hardware logic, and the SSD data management module receives an external user command and returns the state information of the storage system by utilizing the communication module. The image data storage and playback system based on the FPGA has the advantages of small size, low power consumption, high speed and strong flexibility.
Description
Technical Field
The invention relates to the field of high-speed image data storage and image playback, in particular to an optical fiber image data high-speed storage and playback system based on an FPGA (field programmable gate array), which is used for recording and playing back high-frame-rate and high-resolution image data.
Background
As the resolution and frame rate of image sensors such as visible light and infrared sensors are continuously improved, higher requirements are placed on high-speed transmission and storage of image data. After the hard disk speed adopting the SATA 3.0 protocol reaches 6Gbps (about 600 MB/s), the transmission speed cannot be further increased due to the current physical interface. The data transmission of the NVMe protocol SSD is based on a PCIe bus protocol, the transmission rate is greatly improved, the transmission rate of the existing hard disk adopting the PCIe 3.0 transmission protocol can reach more than 2.6GB/s at most, and the transmission rate of the NVMe protocol SSD is higher along with the subsequent PCIe upgrade. Therefore, the NVMe SSD hard disk has better development prospect for high-speed storage.
For image data storage occasions requiring small volume and low power consumption, the traditional computer storage scheme is difficult to meet the application requirements, and the embedded system is widely applied due to small volume and low power consumption. The embedded processing system based on ARM is limited by ARM core dominant frequency and threads, so that the transmission performance of the NVMe SSD is difficult to exert, the embedded processing system based on FPGA can better exert the read-write speed of the NVMe SSD by means of the parallel characteristic of the FPGA, the resource occupation of the FPGA can be reasonably configured according to the application requirements of actual optical fiber channel number and NVMe SSD hard disk number, and the flexibility of the system is improved.
Disclosure of Invention
The invention aims to provide an optical fiber image data high-speed storage and playback system based on an FPGA (field programmable gate array), which can realize real-time storage and image data playback of high-resolution and high-frame-frequency image data with high bandwidth, low power consumption and small volume.
The purpose of the invention is realized by the following technical scheme:
the utility model provides a optic fibre image data high-speed storage and playback system based on FPGA which characterized in that:
the system comprises: the system comprises an optical fiber data transmission interface, an optical fiber protocol conversion module, an FIFO cache, a DDR memory, an NVMeSSD hard disk, a two-stage data cache state machine, an SSD data management module, a man-machine interaction communication module and an NVMe host controller module, wherein the NVMe host controller module is realized by adopting an FPGA, and the optical fiber data transmission interface is realized by adopting a high-speed serial transceiver of the FPGA;
the optical fiber data transmission interface is configured to receive and send data, wherein the optical fiber data transmission interface is accessed to single-path optical fiber image data or multiple-path optical fiber image data according to actual data transmission requirements;
the optical fiber protocol conversion module is configured to analyze an optical fiber transmission protocol of the optical fiber image data or add related data of the optical fiber transmission protocol into the optical fiber image data;
the FIFO cache and the DDR memory are configured to perform two-stage data cache, wherein the DDR memory expands a connection port of the DDR memory and a PCIe bridge through AXI Interconnect IP according to the number of the SSD hard disks, and allocates DDR cache space to each SSD hard disk respectively;
the human-computer interaction communication module is configured to control the working state of the storage and playback system;
the NVMe host controller module is configured to control the storage and playback system to realize data exchange between the SSD hard disk and the DDR memory, wherein each path of optical fiber image data is communicated with the FIFO cache through a high-speed serial transceiver.
Further, the NVMe host controller module is configured to connect with a PCIe bridge using an AXI bus, and implement command submission, receiving a completion command, and parsing the completion command, submitting a queue tail doorbell register, and submitting a completion queue head doorbell register.
Further, when storing the optical fiber image data, the optical fiber protocol conversion module analyzes the custom protocol of the optical fiber image data, then caches the analyzed data to the FIFO cache, and when the data in the FIFO cache reaches the minimum unit LBA of the SSD hard disk write operation, the write operation from the FIFO cache to the DDR memory is performed once.
Furthermore, when the optical fiber image data are played back, the NVMe host controller module reads the data of the SSD hard disk into the DDR memory, then the data in the DDR memory is transmitted to the FIFO cache in a burst mode according to the data blocks with the size of LBA, the optical fiber image data in the FIFO cache are added with the related data of the optical fiber custom protocol and finally sent out through the high-speed serial transceiver, and a receiving end is received and displayed by an image acquisition card of a computer.
Further, the man-machine interaction communication module receives a control command sent from the outside or status information of a sending system through a serial port or a CAN bus mode, and performs data interaction with the SSD data management module, wherein the control command and the status information adopt a self-defined command format and content, and send a corresponding command according to task requirements, so as to realize storage and playback of system status query, determine a corresponding relation between an optical fiber data transmission interface and the NVMe SSD hard disk, initiate data storage of the SSD hard disk and initiate data reading of the SSD hard disk.
Further, when the storage and playback system includes n NVMe SSD hard disks, the NVMe host controller modules are formed to correspond to the n NVMe host controller modules, and an SSD data management module is established on a top layer of the NVMe host controller modules, and the SSD data management module analyzes the management command and manages data, n, of each NVMe SSD hard disk.
Furthermore, the optical fiber transmission protocol adopts a self-defined optical fiber protocol, data receiving and sending take data frames as a unit, and one frame of data consists of a data frame header, a frame number, a frame effective byte length, frame effective data, a reservation and a data frame tail; the effective data byte number of a frame data frame is determined by a user, when a frame data frame is transmitted, the frame data frame comprises a plurality of data packets, and the information of a frame head and a frame tail is contained in the packet data; the packet data consists of a data packet header, a packet number, a channel number, a reservation, a packet effective byte length, packet effective data, a packet accumulation sum, a reservation and a data frame tail; when effective data exist for transmission, the information of the packet head, the packet tail, the frame head and the frame tail comprises a clock correction sequence and K characters; when no data is transmitted, the clock correction sequence and the K characters are sent at fixed intervals, and the stability of an optical fiber link is ensured.
Compared with the prior art, the invention has the following beneficial effects:
1. the NVMe SSD hard disk has the advantages of high read-write speed, small volume and large capacity, the read-write speed of a single NVMe SSD hard disk can reach more than 1.6GB/s based on the storage system of the FPGA, the storage system can be provided with a plurality of NVMe SSD hard disks, and the transmission speed and the storage capacity of the storage system can be improved in multiples;
2. the image data storage and playback system based on the FPGA has the advantages of small volume, low power consumption and strong flexibility, the number of optical fiber data transmission interfaces and the number of hard disks can be flexibly configured according to the actual application requirement, and the system cost is reduced;
3. the adoption of the optical fiber self-defining protocol can reduce the encoded data information, effectively improve the utilization rate of the optical fiber bandwidth, reduce the complexity of the transmission protocol and facilitate the check of the correctness of data transmission.
Drawings
Fig. 1 is a block diagram of a fiber optic image data high-speed storage and playback system based on an FPGA according to an embodiment of the present invention.
Fig. 2 is a relationship of correspondence between the FIFO, the DDR memory, and the SSD according to the embodiment of the present invention.
Fig. 3 is a block diagram of an operating principle of two-level image data storage cache according to an embodiment of the present invention.
Detailed Description
Embodiments of the present invention will be described below with reference to the accompanying drawings. It is to be understood that such description is merely illustrative and not intended to limit the scope of the present invention.
Fig. 1 is a structural block diagram of an optical fiber image data high-speed storage and playback system based on an FPGA according to the present invention, in which the system uses the FPGA as a controller, the NVMe SSD hard disk as a storage device, the DDR as an image data caching device, and the optical fiber as an image data source. Specifically, as shown in fig. 1, the optical fiber image data high-speed storage and playback system based on the FPGA includes: the system comprises an UltraScale + series FPGA, an optical fiber data transmission interface, DDR4 memory particles, an NVMe SSD hard disk, an optical fiber protocol conversion module, a two-stage data cache state machine, an SSD data management module, a man-machine interaction communication module and an NVMe host controller module.
The FPGA is a controller of the whole image data storage and playback system, and when the system works in a storage mode, a user transmits a command with a uniform format to an SSD data management module in the FPGA through a serial port of a human-computer interaction communication module and the like. The FPGA analyzes the received command, and the command content comprises parameters such as the type of the command, the number of the used optical fiber interface, the number of the used hard disk, the number of the hard disk corresponding to the number of each optical fiber interface during image data transmission, the initial position of each hard disk operation, the data volume of the transmission data and the like.
The NVMe host controller module is connected with the PCIe bridge through an AXI bus, and initiates a corresponding data reading and writing command by judging the state of the two-stage data cache state machine. When the state of the two-level data cache state machine is to initiate a read (write) data command, the NVMe host controller actively submits the queue tail doorbell register, prepares a read (write) data command to be submitted according to a submission command format, and waits for the SSD controller to read the command and read (write) data. When one command finishes reading (writing) data, the NVMe host controller module receives and analyzes a finishing command through the AXI bus, judges whether the submitted command is successfully finished, submits a finishing queue head doorbell register after finishing command analysis, and waits for state jump of the two-stage data cache state machine to submit the next command. When the storage system is connected with n NVMe SSD hard disks, the FPGA instantiates n NVMe host controller modules correspondingly, an SSD data management module is established on the top layer of the NVMe host controller modules, and management commands are analyzed and data of the NVMe SSD hard disks are managed through the SSD data management module.
When the optical fiber interface receives the image data, the optical fiber protocol conversion module analyzes the image data according to the optical fiber custom protocol; when the optical fiber interface sends the image data, the image data is added into the protocol related data according to the optical fiber self-defined protocol, and then the image data is sent out through the high-speed serial transceiver. The image data receiving and sending takes a data frame as a unit, and one frame of data consists of a data frame head, a frame number, a frame effective byte length, frame effective data, a reservation and a data frame tail. The number of valid data bytes of a frame of data is determined by the user, a frame of data can be transmitted by a plurality of data packets, and the header and trailer information is contained in the packet data. The data of a packet consists of a data packet head, a packet number, a channel number, a reservation, a packet effective byte length, packet effective data, a packet accumulation sum, a reservation and a data frame tail. When effective data transmission exists, the information of the packet head, the packet tail, the frame head and the frame tail comprises a clock correction sequence and K characters; when no effective data is transmitted, the clock correction sequence and the K characters are sent at fixed intervals, and the stability of the optical fiber link is ensured. The image data is analyzed according to the data format of the optical fiber custom protocol, the effective data is stored in FIFO, and whether the optical fiber data is transmitted correctly or not is judged by analyzing the packet number, the frame number and the packet accumulation sum information. And if the system works in a playback mode, reading the effective data in the FIFO, packaging according to the data format of the optical fiber custom protocol, and transmitting through the optical fiber.
The image data storage and playback system based on the FPGA utilizes FIFO and DDR to form two-stage cache, a management command sent by the system is initialized through a human-computer interaction communication module, and SSD data management module is used for system management, firstly, the corresponding relation between an optical fiber interface and an SSD hard disk is distributed, the optical fiber interface 1 in the system corresponds to FIFO1, the optical fiber interface 2 corresponds to FIFO2, 8230, the optical fiber interface m corresponds to FIFOm (m is a positive integer, the maximum value is determined by the number of FPGA high-speed serial channels), the corresponding relation of data among FIFO, DDR memory and SSD is shown in figure 2, the memory space is evenly divided into n memory spaces according to the number n of SSD hard disks (n is a positive integer, the maximum value is determined by the number of PCIe channels of the FPGA), the memory spaces of all parts are even multiples of LBA, if the memory spaces are not met, the n memory spaces are sequentially divided into the even number multiple LBA space closest to the average of the memory space, the residual space is reserved, and each part of memory space is evenly divided into an A part and a B part once again. According to the command analysis of the man-machine interaction communication module, one-to-one correspondence relationship is kept among part of FIFO, the memory space and the SSD; and part of the FIFO memory corresponds to a DDR memory space and an SSD.
The working principle block diagram of the image data storage two-level cache is shown in fig. 3, and firstly, a management command is received and analyzed. If the optical fiber interface i singly uses one SSD hard disk, judging whether the number of bytes of the FIFO cache of the optical fiber interface i reaches one LBA, if not, always waiting for the number of bytes of the FIFO cache to reach one LBA, and if the number of bytes of the FIFO cache reaches one LBA, transferring the data in the FIFO to the part A of the DDR space i through the AXI bus. And then judging whether the part A data of the DDR space i is fully written, if so, controlling the NVMe host controller to write the part A data of the DDR space i into the SSD, and simultaneously, transferring the data in the FIFO to the part B of the DDR space i through the AXI bus. And then detecting whether a data storage stopping command is received, if not, judging whether part A data of the DDR space i is read empty or not, and whether part B data of the DDR space i is written fully or not, if so, controlling the NVMe host controller to write part B data of the DDR space i into the SSD, meanwhile, transferring the data in the FIFO to part A of the DDR space i through an AXI bus, judging whether the data storage stopping command is received or not, if so, writing all data of the DDR space i into the SSD and ending data storage, and if not, returning to the DDR to judge whether part A data of the DDR space i is written fully or not. And when the command analysis result shows that a plurality of optical fiber interfaces commonly use one SSD hard disk, judging whether the number of FIFO cache bytes of all the optical fiber interfaces sharing one SSD reaches one LBA, if so, respectively transferring the data of 1 LBA data volume to the part A of the DDR space j through the AXI bus according to the optical fiber interface sequence of the data in the FIFOs corresponding to all the optical fiber interfaces sharing one SSD. And judging whether the part A data of the DDR space j is fully written or not, controlling the NVMe host controller to write the part A data of the DDR space j into SSD when the part A is fully written, simultaneously transferring the data in the FIFO to the part B of the DDR space j through an AXI bus, further judging whether a data storage command is received or not, and if not, continuously judging whether the part A data of the DDR space j is empty or not and whether the part B data of the DDR space j is fully written or not. If the conditions are met, the NVMe host controller is controlled to write part B data of the DDR space j into SSD, meanwhile, the data in the FIFO are transferred to part A of the DDR space j through an AXI bus, whether a data storage stopping command is received or not is continuously judged, if the stopping command is received, all data of the DDR space j are written into the SSD and data storage is finished, and if the data are not received, the state of judging whether part A data of the DDR space j are fully written or not is returned. When the image data is played back, the data flow of the two-level buffer is reversed, and therefore is not analyzed in detail.
The above description is only for the specific embodiments of the present invention, but the scope of the present invention is not limited thereto, and these examples are only for illustrative purpose and are not intended to limit the scope of the present invention. The scope of the invention is defined by the appended claims and equivalents thereof. Various alternatives and modifications can be devised by those skilled in the art without departing from the scope of the invention, and these alternatives and modifications are intended to fall within the scope of the invention.
Claims (7)
1. The utility model provides a optic fibre image data high-speed storage and playback system based on FPGA which characterized in that:
the system comprises: the system comprises an optical fiber data transmission interface, an optical fiber protocol conversion module, an FIFO cache, a DDR memory, an NVMe SSD hard disk, a two-stage data cache state machine, an SSD data management module, a man-machine interaction communication module and an NVMe host controller module, wherein the NVMe host controller module is realized by adopting an FPGA, and the optical fiber data transmission interface is realized by adopting a high-speed serial transceiver of the FPGA;
the optical fiber data transmission interface is configured to receive and send data, wherein the optical fiber data transmission interface is accessed to single-path optical fiber image data or multiple-path optical fiber image data according to actual data transmission requirements;
the optical fiber protocol conversion module is configured to analyze an optical fiber transmission protocol of the optical fiber image data or add related data of the optical fiber transmission protocol into the optical fiber image data;
the FIFO cache and the DDR memory are configured to perform two-stage data cache, wherein the DDR memory expands a connection port of the DDR memory and a PCIe bridge through AXI Interconnect IP according to the number of the SSD hard disks, and allocates DDR cache space to each SSD hard disk respectively;
the human-computer interaction communication module is configured to control the working state of the storage and playback system;
the NVMe host controller module is configured to control the storage and playback system to realize data exchange between the SSD hard disk and the DDR memory, wherein each path of optical fiber image data is communicated with the FIFO cache through a high-speed serial transceiver.
2. The FPGA-based fiber optic image data high-speed storage and playback system of claim 1, wherein: the NVMe host controller module is configured to adopt an AXI bus to be connected with a PCIe bridge, and achieve command submission, completion command receiving, completion command analysis, submission of a queue tail doorbell register and submission of a completion queue head doorbell register.
3. The FPGA-based fiber optic image data high-speed storage and playback system of claim 1, wherein:
when the optical fiber image data is stored, the optical fiber protocol conversion module analyzes the user-defined protocol of the optical fiber image data, then the analyzed data is cached in the FIFO cache, and when the data in the FIFO cache reaches the minimum unit LBA of the write operation of the SSD hard disk, the write operation from the FIFO cache to the DDR memory is carried out once.
4. The FPGA-based fiber optic image data high-speed storage and playback system of claim 1, wherein:
when the optical fiber image data are played back, the NVMe host controller module reads the data of the SSD into the DDR memory, then the data in the DDR memory is transmitted to the FIFO cache in a burst mode according to data blocks with the size of LBA, the optical fiber image data in the FIFO cache are added with related data of an optical fiber custom protocol and finally sent out through the high-speed serial transceiver, and a receiving end is received and displayed by an image acquisition card of a computer.
5. The FPGA-based fiber optic image data high-speed storage and playback system of claim 1, wherein:
the man-machine interaction communication module receives a control command sent from the outside or status information of a sending system in a serial port or CAN bus mode, and performs data interaction with the SSD data management module, wherein the control command and the status information adopt a custom command format and content, and send corresponding commands according to task requirements, so that system status query is stored and played back, the corresponding relation between an optical fiber data transmission interface and the NVMe SSD hard disk is determined, and SSD hard disk data storage and SSD hard disk data reading are initiated.
6. The FPGA-based fiber optic image data high-speed storage and playback system of claim 1, wherein:
when the storage and playback system comprises n NVMe SSD hard disks, the NVMe host controller module is formed to correspond to the n NVMe host controller modules, an SSD data management module is established on the top layer of the NVMe host controller module, and management commands are analyzed and data of the NVMe SSD hard disks are managed through the SSD data management module, wherein n is a positive integer.
7. The FPGA-based fiber optic image data high-speed storage and playback system of claim 1, wherein:
the optical fiber transmission protocol adopts a self-defined optical fiber protocol, data receiving and sending take data frames as units, and one frame of data consists of a data frame header, a frame number, a frame effective byte length, frame effective data, a reservation and a data frame tail; the effective data byte number of a frame data frame is determined by a user, when a frame data is transmitted, the frame data frame comprises a plurality of data packets, and the information of a frame head and a frame tail is contained in the packet data; the packet data consists of a data packet header, a packet number, a channel number, a reservation, a packet effective byte length, packet effective data, a packet accumulation sum, a reservation and a data frame tail; when effective data exist for transmission, the information of the packet head, the packet tail, the frame head and the frame tail comprises a clock correction sequence and K characters; when no data is transmitted, the clock correction sequence and the K characters are sent at fixed intervals, and the stability of the optical fiber link is ensured.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210678430.3A CN115268766A (en) | 2022-06-16 | 2022-06-16 | Optical fiber image data high-speed storage and playback system based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210678430.3A CN115268766A (en) | 2022-06-16 | 2022-06-16 | Optical fiber image data high-speed storage and playback system based on FPGA |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115268766A true CN115268766A (en) | 2022-11-01 |
Family
ID=83760632
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210678430.3A Pending CN115268766A (en) | 2022-06-16 | 2022-06-16 | Optical fiber image data high-speed storage and playback system based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115268766A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117555837A (en) * | 2024-01-10 | 2024-02-13 | 成都领目科技有限公司 | Ultra-wideband high-speed playback data flow control method and system |
-
2022
- 2022-06-16 CN CN202210678430.3A patent/CN115268766A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117555837A (en) * | 2024-01-10 | 2024-02-13 | 成都领目科技有限公司 | Ultra-wideband high-speed playback data flow control method and system |
| CN117555837B (en) * | 2024-01-10 | 2024-05-14 | 成都领目科技有限公司 | Ultra-wideband high-speed playback data flow control method and system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109412914B (en) | Streaming data and AXI interface communication device | |
| US9460763B2 (en) | Holding by a memory controller multiple central processing unit memory access requests, and performing the multiple central processing unit memory request in one transfer cycle | |
| CN103907088A (en) | Method and apparatus for scalable low latency solid state drive interface | |
| US6850998B2 (en) | Disk array system and a method for controlling the disk array system | |
| CN105335326A (en) | PCIE-SATA interface array device based on FPGA | |
| KR20140067405A (en) | Storage device and data transfering method thereof | |
| WO2009049546A1 (en) | Solid-state hard disk controller circuit and solid-state hard disk | |
| US20080046608A1 (en) | Low-Power Extended USB Flash Device Without Polling | |
| CN111258504B (en) | Storage control system based on SATA interface solid state disk | |
| CN103207846A (en) | Memory controller and method thereof | |
| CN102841870B (en) | General direct memory access (DMA) structure based on high-speed serial bus and pre-read method | |
| CN102937939A (en) | DMA (Direct Memory Access) address couple pre-reading method based on SATA (Serial Advanced Technology Attachment) controller | |
| CN115268766A (en) | Optical fiber image data high-speed storage and playback system based on FPGA | |
| CN117093157B (en) | DDR high-speed read-write method and system for unidirectional optical transmission | |
| CN115083451A (en) | Multichannel data processing method, device and equipment and storage medium | |
| Zhou et al. | Optimization design of high-speed data acquisition system based on DMA double cache mechanism | |
| CN102012948B (en) | USB (Universal Serial Bus) based real-time data acquisition and storage system and method | |
| CN114721983B (en) | DDR4 accelerating read-write device | |
| CN110990309A (en) | Efficient interrupt operation method of TTE end system adapter card PCIE controller | |
| CN112416830B (en) | NVME and SATA protocol conversion realization circuit | |
| CN212084122U (en) | NVMe controller | |
| CN113076066B (en) | High-capacity high-speed storage device and operation method thereof | |
| TWI416339B (en) | Usb transaction translator and an isochronous-in transaction method | |
| KR100438736B1 (en) | Memory control apparatus of performing data writing on address line | |
| CN102571535B (en) | Device and method for delaying data and communication system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |