CN115185176B - Double-processing module equipment and control method thereof - Google Patents

Double-processing module equipment and control method thereof Download PDF

Info

Publication number
CN115185176B
CN115185176B CN202211094824.0A CN202211094824A CN115185176B CN 115185176 B CN115185176 B CN 115185176B CN 202211094824 A CN202211094824 A CN 202211094824A CN 115185176 B CN115185176 B CN 115185176B
Authority
CN
China
Prior art keywords
processing module
control
shutdown
data
control processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202211094824.0A
Other languages
Chinese (zh)
Other versions
CN115185176A (en
Inventor
王欣
唐亚海
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen CSL Vacuum Science and Technology Co Ltd
Original Assignee
Shenzhen CSL Vacuum Science and Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen CSL Vacuum Science and Technology Co Ltd filed Critical Shenzhen CSL Vacuum Science and Technology Co Ltd
Priority to CN202211094824.0A priority Critical patent/CN115185176B/en
Publication of CN115185176A publication Critical patent/CN115185176A/en
Application granted granted Critical
Publication of CN115185176B publication Critical patent/CN115185176B/en
Priority to TW112130363A priority patent/TW202411796A/en
Priority to PCT/CN2023/112998 priority patent/WO2024051450A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B11/00—Automatic controllers
    • G05B11/01—Automatic controllers electric
    • G05B11/36—Automatic controllers electric with provision for obtaining particular characteristics, e.g. proportional, integral, differential
    • G05B11/42—Automatic controllers electric with provision for obtaining particular characteristics, e.g. proportional, integral, differential for obtaining a characteristic which is both proportional and time-dependent, e.g. P. I., P. I. D.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Safety Devices In Control Systems (AREA)
  • Programmable Controllers (AREA)

Abstract

The application discloses a dual-processing module device and a control method thereof, wherein the device comprises: the control processing module executes a designated operation if the generation of the arc is detected, wherein the designated operation comprises at least one of the following operations: the operation I is performed, and the operation processing module is stopped obtaining equipment operation data; operation two, sending a shutdown operation instruction to the operation processing module; the operation processing module determines an operation strategy according to a result generated by the specified operation so as to ensure that the control processing module obtains a correct control parameter, wherein the operation strategy comprises at least one of the following modes: interrupting the operation of the related control parameters in a first mode; and in the second mode, the related control parameters which are calculated are stopped from being sent to the control processing module, so that the problem that the data synchronism and consistency between the control processing module and the operation processing module are difficult to guarantee due to the fact that the control processing module and the operation processing module are asynchronous in the prior art is solved.

Description

Double-processing module equipment and control method thereof
Technical Field
The invention relates to the technical field of equipment control, in particular to double-processing module equipment and a control method thereof.
Background
In a conventional control scheme of a dual-processing module device, a processing module a is used for controlling a circuit and detecting an arc, a processing module B performs PID calculation to provide control circuit operation parameters for the processing module a, and when the processing module a detects the occurrence of the arc, DISABLE control (DISABLE) is executed to immediately disconnect the circuit or stop signal output, but the PID calculation cannot be interrupted, so that, when the processing module a performs the DISABLE control, the processing module B still continues PID calculation and feeds back the control circuit operation parameters to the processing module a, and for the processing module a, the operation parameters fed back by the processing module B are redundant, useless and erroneous, and the DISABLE control of the processing module a is abrupt, and the operation parameters fed back by the processing module B may also make the processing module a unable to link subsequent monitoring data, so that an entire control data set fails.
Disclosure of Invention
Therefore, the technical problem to be solved by the present invention is to overcome the problem in the prior art that when the arc suppression is performed between the two processing modules, the control circuit immediately performs the interrupt, which causes the operation data fed back by the PID to become redundant, and the interrupt circuit is useless and regarded as the wrong operation parameter at present. Thereby providing a dual process module apparatus and a control method thereof.
To solve the above technical problem, the embodiments of the present disclosure at least provide a dual processing module device and a control method thereof.
In a first aspect, an embodiment of the present disclosure provides a dual processing module device, including:
the control processing module is used for executing specified operations if the generation of the electric arc is detected, and the specified operations comprise at least one of the following operations:
operation one, stopping the operation processing module to obtain the equipment operation data;
operation two, sending a shutdown operation instruction to the operation processing module;
the operation processing module determines an operation strategy according to a result generated by the specified operation to ensure that the control processing module obtains a correct control parameter, wherein the result generated by the specified operation comprises: whether the operation data of the equipment is acquired and whether the shutdown operation instruction is received or not, wherein the operation strategy comprises at least one of the following modes:
interrupting the operation of the related control parameter operation in a first mode;
and the second mode is that the related control parameters which are already calculated are stopped from being sent to the control processing module.
Optionally, the control processing module executes a shutdown operation while stopping the operation processing module from acquiring the device operation data.
Optionally, a shared memory is also included; the shared memory is provided with a turn-off indication mark, and the state of the turn-off indication mark comprises a turn-off state and a normal state; the control processing module sending the operation shutdown instruction to the operation processing module comprises: the control processing module executes a turn-off operation and sets the state of the turn-off indication mark to be a turn-off state; and the operation processing module acquires the state of the turn-off indication mark from the shared memory and determines the turn-off state as the turn-off operation indication.
Optionally, the control processing module sends device operation data to the operation processing module through the shared memory; and the operation processing module acquires the equipment operation data from the shared memory and sends the control parameters to the control processing module through the shared memory.
Optionally, the sending, by the control processing module, a shutdown operation instruction to the operation processing module is: the control processing module sends pre-turn-off output pre-handshake to the operation processing module; the operation processing module receives the pre-turn-off output pre-handshake and sends an operation stopping notification to the control processing module after completing the operation of received data according to the operation stopping related operation of the pre-turn-off output pre-handshake; and the control processing module executes shutdown operation after receiving the operation stopping notification sent by the operation processing module.
Optionally, when the control processing module detects that an arc is generated, if it is found that there are control parameters that are not sent out, the control processing module stops sending the control parameters that are not sent out currently.
Optionally, if the operation processing module does not acquire the device operation data of the control processing module, the calculation of all current control parameters is stopped.
Optionally, the control parameter operation sequentially includes a PID calculation stage and a digital-to-analog conversion stage, and the determining, by the operation processing module, an operation policy according to a result generated by the specified operation includes: the operation processing module judges the current operation progress of the control parameters after receiving a shutdown operation instruction sent by the control processing module; if the operation data of the relevant equipment is acquired, analog-to-digital conversion is started, and PID calculation is not started yet, the PID calculation and the subsequent digital-to-analog conversion are not performed; and if the PID calculation is started but the digital-to-analog operation is not started when the operation data of the relevant equipment is acquired, the current PID calculation is finished.
Optionally, the operation processing module does not acquire the device operation data of the control processing module, or the operation processing module acquires the shutdown indicator from the shared memory as a shutdown state, and the operation processing module enters a limited sleep state.
Optionally, after the operation processing module stops the related operation according to the pre-shutdown output pre-handshake, the operation processing module enters a limited sleep state.
Optionally, the system further comprises a shared memory, the shared memory is provided with a shutdown indicator, and the state of the shutdown indicator includes a shutdown state and a normal state;
the control processing module enters a limited dormant state after executing shutdown operation; when the control processing module meets the restarting condition, restarting, setting the shutdown indication mark in the shared memory to be in a normal state, and recovering the equipment running data which is obtained again and sent to the operation processing module through the shared memory; and the operation processing module is used for recovering and acquiring the state of the turn-off indication mark in the shared memory.
Optionally, the control processing module enters a limited sleep state after executing a shutdown operation; the control processing module sends a restarted pre-handshake to the operation processing module when a restart condition is met, and recovers to obtain the equipment operation data after receiving a recovery confirmation message fed back by the operation processing module and recovers to obtain the equipment operation data by the operation processing module; and the operation processing module receives the restarted preposed handshake sent by the control processing module, completes recovery operation preparation according to the restarted preposed handshake and sends a recovery confirmation message to the control processing module.
Optionally, before entering the limited sleep state, the arithmetic processing module freezes the acquired device operation data during the arc generation period; the control processing module freezes equipment operational data during arc generation prior to entering a limited sleep state.
In a second aspect, an embodiment of the present disclosure further provides a method for controlling a dual processing module device, where the dual processing module includes a control processing module and an operation processing module, and the method is used for controlling the processing module, and the method includes:
if the generation of the arc is detected, executing a specified operation, wherein the specified operation comprises at least one of the following operations: the first operation is to stop the operated processing module from obtaining the equipment running data, and the second operation is to send a shutdown operation instruction to the operated processing module, so that the operated processing module determines an operation strategy according to a result generated by the specified operation to ensure that the control processing module obtains a correct control parameter, wherein the result generated by the specified operation includes: whether the operation data of the equipment is acquired and whether the shutdown operation instruction is received or not, wherein the operation strategy comprises at least one of the following modes: interrupting the operation of the related control parameter operation in a first mode; and the second mode is that the related control parameters which are already calculated are stopped from being sent to the control processing module.
In a third aspect, an embodiment of the present disclosure further provides a method for controlling a dual processing module device, where the dual processing module includes a control processing module and an operation processing module, and the method is used for the operation processing module, and the method includes:
acquiring a result generated after the control processing module executes a specified operation, wherein the specified operation comprises at least one of the following operations: the operation I is performed, and the operation processing module is stopped obtaining equipment operation data; operation two, sending a shutdown operation instruction to the operation processing module;
determining an operation strategy according to a result generated by the specified operation to ensure that the control processing module obtains a correct control parameter, wherein the result generated by the specified operation comprises: whether the device operation data is acquired and whether the shutdown operation instruction is received, wherein the operation strategy comprises at least one of the following modes: interrupting the operation of the related control parameters in a first mode; and the second mode is that the related control parameters which are already calculated are stopped from being sent to the control processing module.
In a fourth aspect, an embodiment of the present disclosure further provides a computer device, including: a processor, a memory and a bus, wherein the memory stores machine-readable instructions executable by the processor, the processor and the memory communicate with each other via the bus when the computer device runs, and the machine-readable instructions, when executed by the processor, perform the steps of the second aspect, the third aspect, or any possible implementation of the second aspect or the third aspect.
In a fourth aspect, the disclosed embodiments of the present invention further provide a computer-readable storage medium, where a computer program is stored, and the computer program is executed by a processor to perform the steps in the second aspect, the third aspect, or any one of the possible implementation manners of the second aspect and the third aspect.
The technical scheme provided by the embodiment of the invention has the following beneficial effects:
in the control process of the dual-processing module equipment, if the control processing module detects that an electric arc is generated, the operation processing module can stop obtaining equipment operation data, and can also send a turn-off operation instruction to the operation processing module; the operation processing module interrupts the operation of the related control parameters according to whether the operation data of the equipment is acquired or not, or can determine whether the shutdown operation instruction is received or not according to whether the shutdown operation instruction is received or not, or stops sending the calculated related control parameters to the control processing module to ensure that the control processing module obtains the correct control parameters to ensure that the electric arc is generated, when the control processing module shuts down the circuit, the data between the two processing modules can maintain better correctness, the PID operation is stopped timely to avoid lengthening shutdown time points and simultaneously reduce the situation of discarding data, when one end of the circuit is shut down, the other end of the circuit is still executed to ensure that the whole circuit runs disorderly, as long as the PID whole operation is not started, the operation can be interrupted or the operation parameters which are already calculated are not sent, the operation processing module is suitable for instructions, handshaking or sharing data, when the shutdown, data freezing is carried out, the stability and consistency of data transmission between the control processing module and the operation processing module are ensured, when the control processing module is shut down, the operation processing module still executes unnecessary operation on the other end of the circuit to ensure that the whole circuit runs disorderly, and the data between the control processing module and the operation processing module and the electric arc is effectively generated.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and other drawings can be obtained by those skilled in the art without creative efforts.
FIG. 1 is a schematic diagram illustrating a dual-processing module device according to an embodiment of the present disclosure;
FIG. 2 is a schematic diagram of another dual process module apparatus provided in accordance with the disclosed embodiments;
FIG. 3 is a flow chart illustrating another dual process module device control method provided by the disclosed embodiment of the present invention;
fig. 4 shows a schematic structural diagram of a computer device according to an embodiment of the present disclosure.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. The following description refers to the accompanying drawings in which the same numbers in different drawings represent the same or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present invention. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the invention, as detailed in the appended claims.
Example 1
As shown in fig. 1, a schematic structural diagram of a dual-processing module device provided in an embodiment of the present disclosure includes:
the control processing module 11, if detecting that the arc is generated, executes a specified operation, wherein the specified operation comprises at least one of the following operations: firstly, stopping the operation processing module 12 from acquiring the equipment operation data; operation two, sending a shutdown operation instruction to the operation processing module 12;
the operation processing module 12 determines an operation policy according to a result generated by the specified operation to ensure that the control processing module 11 obtains a correct control parameter, where the result generated by the specified operation includes: whether equipment operation data is acquired and whether a shutdown operation instruction is received, wherein the operation strategy comprises at least one of the following modes:
interrupting the operation of the related control parameter operation in a first mode;
in the second mode, the transmission of the calculated relevant control parameters to the control processing module 11 is stopped.
It can be understood that, in the technical solution provided in this embodiment, in the process of controlling the dual-processing module device, if the controlling processing module detects that an arc is generated, the operation processing module may stop obtaining the device operation data, and may also send a shutdown operation instruction to the operation processing module; the operation processing module determines whether to interrupt the operation of the related control parameter according to whether to acquire the operation data of the equipment or whether to receive a turn-off operation instruction, or stops sending the calculated related control parameter to the control processing module to ensure that the control processing module obtains the correct control parameter and ensure the generation of the electric arc.
Example 2
As an improvement of embodiment 1, as shown in fig. 2, a structural diagram of another dual-processing module device provided in the embodiment disclosed in the present invention includes:
the control processing module 21, if detecting that the arc is generated, executes a designated operation, wherein the designated operation includes at least one of the following operations:
operation one, stopping the operation processing module 22 from acquiring the equipment operation data;
operation two, sending a shutdown operation instruction to the operation processing module 22;
the operation processing module 22 determines an operation policy according to a result generated by the specified operation to ensure that the control processing module 21 obtains a correct control parameter, where the result generated by the specified operation includes: whether the operation data of the equipment is acquired and whether a shutdown operation instruction is received, wherein the operation strategy comprises at least one of the following modes:
interrupting the operation of the related control parameters in a first mode;
in the second mode, the transmission of the calculated relevant control parameters to the control processing module 21 is stopped.
In some optional embodiments, the control processing module 21 performs the shutdown operation while stopping the acquisition of the device operation data by the arithmetic processing module 22.
It should be noted that, regarding the manner in which the operation control module obtains the device operation data, the control processing module may actively send the device operation data to the operation processing module, or the operation processing module may read the device operation data from the control processing module. In the embodiment of the present invention, the control processing module stops being obtained by the operation processing module to obtain the device operation data, which may be understood as the control processing module stopping actively sending the device operation data to the operation processing module, or may be understood as the operation processing module stopping actively reading the device operation data of the operation processing module.
In some optional embodiments, as shown in a dotted line part in fig. 2, the apparatus further includes a shared memory 23, the shared memory 23 is provided with a shutdown indication flag, a state of the shutdown indication flag includes a shutdown state and a normal state, and the sending, by the control processing module 21, the shutdown operation indication to the operation processing module 22 includes: the control processing module 21 performs the shutdown operation and sets the state of the shutdown instruction flag to the shutdown state, and the arithmetic processing module 22 acquires the state of the shutdown instruction flag from the shared memory and recognizes the shutdown state as the shutdown arithmetic instruction.
In some optional embodiments, the control processing module 21 obtains the device operation data by the operation processing module 22 through a shared memory; the arithmetic processing module 22 acquires the device operation data from the shared memory, and sends the control parameters to the control processing module 21 through the shared memory.
In some optional embodiments, the control processing module 21 sends the operation-off instruction to the operation processing module 22 as: the control processing module 21 sends pre-shutdown output pre-handshake to the operation processing module 22; the operation processing module 22 receives the pre-turn-off output pre-handshake, stops the related operation according to the pre-turn-off output pre-handshake, and sends a stop operation notification to the control processing module 21 after the operation of the received data is completed; the control processing module 21 executes a shutdown operation upon receiving the stop operation notification sent by the operation processing module 22.
In some optional embodiments, when detecting that an arc is generated, the control processing module 21 stops sending the control parameter that is not currently sent out if it is found that there is a control parameter that is not sent out.
In some optional embodiments, if the operation processing module 22 does not acquire the device operation data sent by the control processing module 21, the calculation of all current control parameters is stopped.
In some optional embodiments, the control parameter calculation sequentially includes a PID calculation stage and a digital-to-analog conversion stage, and the determining, by the calculation processing module 22, the operation policy according to the result generated by the specified operation includes: after receiving the shutdown operation instruction sent by the control processing module 21, the operation processing module 22 determines the current operation progress of the control parameter; if the operation data of the relevant equipment is acquired, analog-to-digital conversion is started, and PID calculation is not started yet, the PID calculation and the subsequent digital-to-analog conversion are not performed; and if the PID calculation is started but the digital-to-analog operation is not started when the operation data of the related equipment is acquired, the current PID calculation is finished.
In some optional embodiments, the arithmetic processing module 22 does not acquire the device operation data sent by the control processing module 21, or the arithmetic processing module 22 acquires the shutdown indication identifier from the shared memory 23 as the shutdown state, and the arithmetic processing module 22 enters the limited sleep state.
In some optional embodiments, after the arithmetic processing module 22 stops the related arithmetic operation according to the pre-handshake output, the arithmetic processing module 22 enters the finite sleep state.
In some optional embodiments, the shared memory 23 is further included, the shared memory 23 is provided with a shutdown indication identifier, and the state of the shutdown indication identifier includes a shutdown state and a normal state; the control processing module 21 enters a limited sleep state after executing the shutdown operation; when the restart condition is satisfied, the control processing module 21 restarts, sets the shutdown indication flag in the shared memory 23 to a normal state, and resumes sending the acquired device operation data to the arithmetic processing module 22 through the shared memory 23; the arithmetic processing module 22 resumes acquiring the state of the shutdown indicator in the shared memory 23.
In some optional embodiments, the control processing module 21 enters the limited sleep state after performing the shutdown operation; the control processing module 21 sends the restarted pre-handshake to the operation processing module 22 when the restart condition is met, recovers to acquire the device operation data after receiving the recovery confirmation message fed back by the operation processing module 22, and recovers to acquire the device operation data by the operation processing module 22; and the operation processing module 22 receives the restarted pre-handshake sent by the control processing module 21, completes the preparation of recovery operation according to the restarted pre-handshake, and sends a recovery confirmation message to the control processing module 21.
In some alternative embodiments, the arithmetic processing module 22 freezes the acquired device operational data during arc generation before entering the limited sleep state; the control processing module 21 freezes the plant operating data during arc generation before entering the limited sleep state.
It can be understood that, in the technical scheme provided in this embodiment, in the control process of the dual-processing module device, if the control processing module detects that an arc is generated, the operation processing module may stop obtaining the device operation data, and may also send a shutdown operation instruction to the operation processing module; the operation processing module determines whether to interrupt the operation of the related control parameter according to whether to acquire the equipment operation data or whether to receive a turn-off operation instruction, or stops sending the calculated related control parameter to the control processing module to ensure that the control processing module obtains the correct control parameter and ensure the generation of electric arcs, when the control processing module turns off a circuit, the data between the two processing modules can maintain better correctness, PID operation is stopped timely to avoid lengthening turn-off time points and reduce the situation of discarding data, when one end of the circuit is turned off, the other end of the circuit is still executed to avoid the disordered operation of the whole circuit, as long as the PID integral operation is not started, the operation can be interrupted or the operation parameter which has been calculated is not sent, the operation processing module is suitable for instructions, handshaking or sharing data, when the circuit is turned off, data freezing is carried out, the stability and consistency of data transmission between the control processing module and the operation processing module are ensured, when the control processing module is turned off, the operation processing module at the other end of the circuit is still executing unnecessary operation, the disordered operation of the whole circuit is avoided, and the disordered operation of the whole circuit is effectively ensured to generate electric arcs.
Example 3
The embodiment of the invention also provides a method for controlling the dual-processing module equipment, which is used for the dual-processing module equipment, wherein the dual-processing module comprises a control processing module and an operation processing module, and the method is used for controlling the processing module and comprises the following steps:
s3-1: if the generation of the arc is detected, controlling the processing module to execute a specified operation, wherein the specified operation comprises at least one of the following operations: the operation I is performed, and the operation processing module is stopped obtaining equipment operation data; and operation two, sending a shutdown operation instruction to the operation processing module, so that the operation processing module determines an operation strategy according to a result generated by the specified operation to ensure that the control processing module obtains a correct control parameter, wherein the result generated by the specified operation comprises: whether equipment operation data is acquired and whether a shutdown operation instruction is received, wherein the operation strategy comprises at least one of the following modes: interrupting the operation of the related control parameter operation in a first mode; and the second mode is that the related control parameters which are already calculated are stopped from being sent to the control processing module.
In some optional embodiments, when the control processing module detects that an arc is generated, if it is found that there is a control parameter that is not sent out, the control processing module stops sending the control parameter that is not currently sent out.
In some optional embodiments, the foregoing designating operation further comprises: and the control processing module executes the shutdown operation while stopping the operation processing module to acquire the equipment operation data.
In some optional embodiments, the dual processing module device further includes a shared memory, the shared memory is provided with a shutdown indication identifier, and the state of the shutdown indication identifier includes a shutdown state and a normal state, in this case, the controlling the processing module to send the shutdown operation indication to the operation processing module includes: and the control processing module executes the turn-off operation and sets the state of the turn-off indication mark to be the turn-off state, so that the operation processing module acquires the state of the turn-off indication mark from the shared memory and determines the turn-off state to be the turn-off operation indication.
In some optional embodiments, the control processing module sends the device operation data to the operation processing module through the shared memory.
In some optional embodiments, the control processing module sends the operation shutdown instruction to the operation processing module as: the control processing module sends pre-shutdown output pre-handshake to the operation processing module, executes shutdown operation after receiving an operation stopping notification sent by the operation processing module, and the operation processing module determines an operation strategy according to whether the operation data of the equipment is acquired.
In some optional embodiments, the control processing module enters a limited sleep state after performing the shutdown operation; and the control processing module restarts when the restarting condition is met, sets the shutdown indication identifier in the shared memory to be in a normal state, and recovers to send the reacquired equipment running data to the operation processing module through the shared memory, or the control processing module sends a restarted preposed handshake to the operation processing module when the restarting condition is met, and recovers to obtain the equipment running data by the operation processing module after receiving a recovery confirmation message fed back by the operation processing module.
It can be understood that, in the technical scheme provided in this embodiment, in the control process of the dual-processing module device, if the control processing module detects that an arc is generated, the operation processing module may stop obtaining the device operation data, and may also send a shutdown operation instruction to the operation processing module; the operation processing module determines whether to interrupt the operation of the related control parameters or stop sending the calculated related control parameters to the control processing module according to whether the operation data of the equipment is acquired or not, so as to ensure that the control processing module obtains the correct control parameters and ensure the generation of electric arcs, when the control processing module shuts down the circuit, the data between the two processing modules can maintain better correctness, the PID operation is stopped timely, the moment of shutting down is prevented from being lengthened, the situation of discarding data is reduced, the situation that when one end of the circuit is shut down, the other end of the circuit is still executed and the disordered operation of the whole circuit is avoided, as long as the PID whole operation is not started, the operation can be interrupted or the operation parameters which complete the operation are not sent, the operation processing module is suitable for instructions, handshaking or sharing data, when the circuit is shut down, data freezing is carried out, the stability and consistency of data transmission between the control processing module and the operation processing module are ensured, the condition that when the control processing module is shut down, the operation processing module still executes unnecessary operation of the other end of the circuit and the disordered operation of the whole circuit is caused is avoided, and the disordered operation of the whole circuit is effectively ensured when the electric arcs are generated and the data between the control processing module and the operation processing module are ensured to be correct.
Example 4
As shown in fig. 3, an embodiment of the present invention further provides a method for controlling a dual-processing module device, where the method is used for a dual-processing module device, the dual-processing module includes a control processing module and an operation processing module, and the method is used for the operation processing module, and the method includes:
s31: the operation processing module obtains a result generated after the control processing module executes a specified operation, wherein the specified operation comprises at least one of the following operations: operation one, stopping the operation processing module to obtain the equipment operation data; sending a shutdown operation instruction to an operation processing module, wherein the result generated by the specified operation comprises whether the equipment operation data is acquired or not and whether the shutdown operation instruction is received or not;
s32: the operation processing module determines an operation strategy according to a result generated by the specified operation so as to ensure that the control processing module obtains a correct control parameter, wherein the operation strategy comprises at least one of the following modes: interrupting the operation of the related control parameters in a first mode; and the second mode is that the related control parameters which are already calculated are stopped from being sent to the control processing module.
In some optional embodiments, the dual-processing module device further includes a shared memory, where the shared memory is provided with a shutdown indicator, and the state of the shutdown indicator includes a shutdown state and a normal state; in the scheme, after the control processing module executes the turn-off operation, the state of the turn-off indication mark is set to be a turn-off state; and the operation processing module acquires the state of the turn-off indication mark from the shared memory and determines the turn-off state as a turn-off operation indication.
In some optional embodiments, the operation processing module acquires the device operation data from the shared memory and sends the control parameters to the control processing module through the shared memory.
In some optional embodiments, if the control processing module sends the pre-shutdown output pre-handshake to the operation processing module, the operation processing module receives the pre-shutdown output pre-handshake, stops the related operation according to the pre-shutdown output pre-handshake, and sends a stop operation notification to the control processing module after completing the operation of the received data, so that the control processing module executes the shutdown operation after receiving the stop operation notification sent by the operation processing module.
In some optional embodiments, if the operation processing module does not acquire the device operation data of the control processing module, the calculation of all current control parameters is stopped.
In some optional embodiments, the control parameter operation sequentially includes a PID calculation stage and a digital-to-analog conversion stage, and the determining, by the operation processing module, the operation policy according to the result generated by the specified operation includes: the operation processing module judges the current operation progress of the control parameters after receiving the operation shutdown instruction sent by the control processing module; if the operation data of the relevant equipment is acquired, analog-to-digital conversion is started, and PID calculation is not started yet, the PID calculation and the subsequent digital-to-analog conversion are not performed; and if the PID calculation is started but the digital-to-analog operation is not started when the operation data of the relevant equipment is acquired, the current PID calculation is finished.
In some optional embodiments, the arithmetic processing module does not acquire the device operation data of the control processing module, or the arithmetic processing module acquires the shutdown indicator from the shared memory as the shutdown state, and the arithmetic processing module enters the limited sleep state.
In some optional embodiments, after the operation processing module stops the related operation according to the pre-handshake output pre-shutdown, the operation processing module enters a limited sleep state.
In some optional embodiments, if the control processing module sets the shutdown indication flag in the shared memory to be in a normal state, and resumes sending the re-acquired device operation data to the operation processing module through the shared memory; the operation processing module recovers and acquires the state of the turn-off indication mark in the shared memory; or after receiving the restarted pre-handshake sent by the control processing module, the operation processing module completes the preparation of recovery operation according to the restarted pre-handshake and sends a recovery confirmation message to the control processing module.
In some optional embodiments, the arithmetic processing module freezes the acquired device operational data during arc generation prior to entering the limited sleep state.
It can be understood that, in the technical solution provided in this embodiment, in the process of controlling the dual-processing module device, if the controlling processing module detects that an arc is generated, the operation processing module may stop obtaining the device operation data, and may also send a shutdown operation instruction to the operation processing module; the operation processing module determines whether to interrupt the operation of the related control parameter according to whether to acquire the equipment operation data or whether to receive a turn-off operation instruction, or stops sending the calculated related control parameter to the control processing module to ensure that the control processing module obtains the correct control parameter and ensure the generation of electric arcs, when the control processing module turns off a circuit, the data between the two processing modules can maintain better correctness, PID operation is stopped timely to avoid lengthening turn-off time points and reduce the situation of discarding data, when one end of the circuit is turned off, the other end of the circuit is still executed to avoid the disordered operation of the whole circuit, as long as the PID integral operation is not started, the operation can be interrupted or the operation parameter which has been calculated is not sent, the operation processing module is suitable for instructions, handshaking or sharing data, when the circuit is turned off, data freezing is carried out, the stability and consistency of data transmission between the control processing module and the operation processing module are ensured, when the control processing module is turned off, the operation processing module at the other end of the circuit is still executing unnecessary operation, the disordered operation of the whole circuit is avoided, and the disordered operation of the whole circuit is effectively ensured to generate electric arcs.
Example 5
Based on the same technical concept, an embodiment of the present application further provides a computer device, which includes a memory 1 and a processor 2, as shown in fig. 4, where the memory 1 stores a computer program, and the processor 2 implements the dual-processing module device control method described in any one of the above when executing the computer program.
The memory 1 includes at least one type of readable storage medium, which includes a flash memory, a hard disk, a multimedia card, a card type memory (e.g., SD or DX memory, etc.), a magnetic memory, a magnetic disk, an optical disk, and the like. The memory 1 may in some embodiments be an internal storage unit of the OTT video traffic monitoring system, e.g. a hard disk. The memory 1 may also be an external storage device of the OTT video service monitoring system in other embodiments, such as a plug-in hard disk, a Smart Media Card (SMC), a Secure Digital (SD) Card, a Flash memory Card (Flash Card), and the like. Further, the memory 1 may also include both an internal storage unit and an external storage device of the OTT video service monitoring system. The memory 1 may be used to store not only application software installed in the OTT video service monitoring system and various data, such as codes of OTT video service monitoring programs, but also temporarily store data that has been output or is to be output.
The processor 2 may be a Central Processing Unit (cpu), a controller, a microcontroller, a microprocessor or other data Processing chip in some embodiments, and is used to execute program codes stored in the memory 1 or process data, such as executing OTT video service monitoring programs.
It can be understood that, in the technical scheme provided in this embodiment, in the control process of the dual-processing module device, if the control processing module detects that an arc is generated, the operation processing module may stop obtaining the device operation data, and may also send a shutdown operation instruction to the operation processing module; the operation processing module determines whether to interrupt the operation of the related control parameter according to whether to acquire the equipment operation data or whether to receive a turn-off operation instruction, or stops sending the calculated related control parameter to the control processing module to ensure that the control processing module obtains the correct control parameter and ensure the generation of electric arcs, when the control processing module turns off a circuit, the data between the two processing modules can maintain better correctness, PID operation is stopped timely to avoid lengthening turn-off time points and reduce the situation of discarding data, when one end of the circuit is turned off, the other end of the circuit is still executed to avoid the disordered operation of the whole circuit, as long as the PID integral operation is not started, the operation can be interrupted or the operation parameter which has been calculated is not sent, the operation processing module is suitable for instructions, handshaking or sharing data, when the circuit is turned off, data freezing is carried out, the stability and consistency of data transmission between the control processing module and the operation processing module are ensured, when the control processing module is turned off, the operation processing module at the other end of the circuit is still executing unnecessary operation, the disordered operation of the whole circuit is avoided, and the disordered operation of the whole circuit is effectively ensured to generate electric arcs.
The disclosed embodiment of the present invention further provides a computer-readable storage medium, where a computer program is stored on the computer-readable storage medium, and when the computer program is executed by a processor, the steps of the dual-processing module device control method described in the above method embodiments are executed. The storage medium may be a volatile or non-volatile computer-readable storage medium.
The computer program product of the dual-processing module device control method provided in the embodiments of the present disclosure includes a computer readable storage medium storing a program code, where instructions included in the program code may be used to execute steps of the dual-processing module device control method described in the above method embodiments, which may be specifically referred to in the above method embodiments, and are not described herein again.
The embodiments disclosed herein also provide a computer program, which when executed by a processor implements any one of the methods of the preceding embodiments. The computer program product may be embodied in hardware, software or a combination thereof. In an alternative embodiment, the computer program product is embodied in a computer storage medium, and in another alternative embodiment, the computer program product is embodied in a Software product, such as a Software Development Kit (SDK), or the like.
Example 6
For the convenience of the reader to understand, the dual processing module device and the control method thereof provided by the embodiment of the present invention are described below by specific examples.
In this embodiment, the CPU is used as a control processing module, the CPU is used as an arithmetic processing module, and the two CPUs operate independently to control the control circuit and the PID arithmetic circuit respectively. The CPU provides COMMAND/ORDER, handshake, FLAG, or data sharing to enable CPU to perform PID interrupt operation. The integral PID operation block is divided into an analog-to-digital conversion stage, a PID calculation stage and a digital-to-analog conversion stage, namely DC-PID-DAC.
The overall PID control flow is as follows:
timing sequence 1:
CPUA transmits PID operation necessary data to CPUB;
the CPUB acquires data to perform PID operation;
the CPUA detects the electric arc, and sends a turn-off instruction or rewrites the FLAG;
the CPUB fetches the instruction or FLAG, determines which stage to interrupt the operation based on the current operating state:
if the number is between ADC-PID, stopping the operation after PID;
if the PID period is before the DAC, the operation is completed, but the operation data is not output.
Alternatively, the first and second liquid crystal display panels may be,
when the CPUA decides to turn off, no data or information is sent;
when the CPUB acquires the data, the data or the information of the CPUA is not acquired;
or when data or information is not updated in the shared RAM, all PID operation is directly interrupted.
Nth sequence, an integer of N > 1:
the CPUA restarts the control circuit to output power;
the CPUA transmits PID operation necessary data to the CPUB;
and the CPUB acquires data to perform PID operation.
Alternatively, the first and second liquid crystal display panels may be,
the CPUA restarts the control circuit to output power;
CPUA rewrites the working FLAG of CPUA in RAM;
CPUA transmits PID operation necessary data to be written into RAM;
CPUB reads the working FLAG of CPUA in RAM and judges the working FLAG as ENABLE;
the CPUB reads the RAM to obtain data and carries out PID operation;
CPUB writes the circuit control parameters generated by the operation into RAM.
It can be understood that, in the technical scheme provided in this embodiment, in the control process of the dual-processing module device, if the control processing module detects that an arc is generated, the operation processing module may stop obtaining the device operation data, and may also send a shutdown operation instruction to the operation processing module; the operation processing module determines whether to interrupt the operation of the related control parameters or stop sending the calculated related control parameters to the control processing module according to whether the operation data of the equipment is acquired or not, so as to ensure that the control processing module obtains the correct control parameters and ensure the generation of electric arcs, when the control processing module shuts down the circuit, the data between the two processing modules can maintain better correctness, the PID operation is stopped timely, the moment of shutting down is prevented from being lengthened, the situation of discarding data is reduced, the situation that when one end of the circuit is shut down, the other end of the circuit is still executed and the disordered operation of the whole circuit is avoided, as long as the PID whole operation is not started, the operation can be interrupted or the operation parameters which complete the operation are not sent, the operation processing module is suitable for instructions, handshaking or sharing data, when the circuit is shut down, data freezing is carried out, the stability and consistency of data transmission between the control processing module and the operation processing module are ensured, the condition that when the control processing module is shut down, the operation processing module still executes unnecessary operation of the other end of the circuit and the disordered operation of the whole circuit is caused is avoided, and the disordered operation of the whole circuit is effectively ensured when the electric arcs are generated and the data between the control processing module and the operation processing module are ensured to be correct.
It is understood that the same or similar parts in the above embodiments may be mutually referred to, and the same or similar parts in other embodiments may be referred to for the content which is not described in detail in some embodiments.
It should be noted that, in the description of the present invention, the terms "first", "second", etc. are used for descriptive purposes only and are not to be construed as indicating or implying relative importance. Further, in the description of the present invention, the meaning of "a plurality" means at least two unless otherwise specified.
Any process or method descriptions in flow charts or otherwise described herein may be understood as representing modules, segments, or portions of code which include one or more executable instructions for implementing specific logical functions or steps of the process, and alternate implementations are included within the scope of the preferred embodiment of the present invention in which functions may be executed out of order from that shown or discussed, including substantially concurrently or in reverse order, depending on the functionality involved, as would be understood by those reasonably skilled in the art of the present invention.
It should be understood that portions of the present invention may be implemented in hardware, software, firmware, or a combination thereof. In the above embodiments, various steps or methods may be implemented in software or firmware stored in a memory and executed by a suitable instruction execution system. For example, if implemented in hardware, as in another embodiment, any one or combination of the following technologies, which are well known in the art, may be used: a discrete logic circuit having a logic gate circuit for implementing a logic function on a data signal, an application specific integrated circuit having an appropriate combinational logic gate circuit, a Programmable Gate Array (PGA), a Field Programmable Gate Array (FPGA), or the like.
It will be understood by those skilled in the art that all or part of the steps carried by the method for implementing the above embodiments may be implemented by hardware related to instructions of a program, which may be stored in a computer readable storage medium, and when the program is executed, the program includes one or a combination of the steps of the method embodiments.
In addition, functional units in the embodiments of the present invention may be integrated into one processing module, or each unit may exist alone physically, or two or more units are integrated into one module. The integrated module can be realized in a hardware mode, and can also be realized in a software functional module mode. The integrated module, if implemented in the form of a software functional module and sold or used as a separate product, may also be stored in a computer-readable storage medium.
The storage medium mentioned above may be a read-only memory, a magnetic or optical disk, etc.
In the description of the specification, reference to the description of "one embodiment," "some embodiments," "an example," "a specific example," or "some examples" or the like means that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the invention. In this specification, the schematic representations of the terms used above do not necessarily refer to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.
Although embodiments of the present invention have been shown and described above, it will be understood that the above embodiments are exemplary and not to be construed as limiting the present invention, and that changes, modifications, substitutions and alterations can be made to the above embodiments by those of ordinary skill in the art within the scope of the present invention.

Claims (17)

1. A dual process module apparatus, comprising:
the control processing module executes a designated operation if the generation of the arc is detected, wherein the designated operation comprises at least one of the following operations:
operation one, stopping the operation processing module to obtain the equipment operation data;
operation two, sending a shutdown operation instruction to the operation processing module;
the operation processing module determines an operation strategy according to a result generated by the specified operation to ensure that the control processing module obtains a correct control parameter, wherein the result generated by the specified operation comprises: whether the operation data of the equipment is acquired and whether the shutdown operation instruction is received or not, wherein the operation strategy comprises at least one of the following modes:
interrupting the operation of the related control parameters in a first mode;
and the second mode is that the related control parameters which are already calculated are stopped from being sent to the control processing module.
2. The dual-processing module device of claim 1, wherein the control processing module executes a shutdown operation while stopping the acquisition of device operation data by the arithmetic processing module.
3. The dual process module device of claim 2, further comprising a shared memory;
the shared memory is provided with a turn-off indication mark, and the state of the turn-off indication mark comprises a turn-off state and a normal state;
the control processing module sending a shutdown operation instruction to the operation processing module includes: the control processing module executes a turn-off operation and sets the state of the turn-off indication mark to be a turn-off state;
and the operation processing module acquires the state of the turn-off indication mark from the shared memory and determines the turn-off state as the turn-off operation indication.
4. The dual-processing module device of claim 3, wherein the control processing module sends device operating data to the arithmetic processing module via the shared memory; and the operation processing module acquires the equipment operation data from the shared memory and sends the control parameters to the control processing module through the shared memory.
5. The dual-processing module device of claim 1, wherein the control processing module sends the shutdown operation instruction to the operation processing module as: the control processing module sends pre-turn-off output pre-handshake to the operation processing module;
the operation processing module receives the pre-turn-off output pre-handshake and sends an operation stopping notification to the control processing module after completing the operation of received data according to the operation stopping related operation of the pre-turn-off output pre-handshake;
and the control processing module executes shutdown operation after receiving the operation stopping notification sent by the operation processing module.
6. The dual-processing module device of claim 1, wherein the control processing module stops sending the control parameters that are not currently sent out if it is found that there are control parameters that are not sent out when detecting that an arc is generated.
7. The dual-processing module device according to claim 2, wherein if the operation processing module does not obtain the device operation data of the control processing module, the calculation of all current control parameters is stopped.
8. The dual-processing module device of claim 6, wherein the control parameter calculation sequentially comprises a PID calculation stage and a digital-to-analog conversion stage, and the determining, by the operation processing module, an operation policy according to a result generated by the specified operation comprises:
the operation processing module judges the current operation progress of the control parameters after receiving a shutdown operation instruction sent by the control processing module;
if the operation data of the relevant equipment is acquired but the PID calculation is not started, the PID calculation and the subsequent digital-to-analog conversion are not carried out;
and if the PID calculation is started but the digital-to-analog operation is not started when the operation data of the relevant equipment is acquired, the current PID calculation is finished.
9. The dual-processing module device according to claim 4, wherein the arithmetic processing module does not obtain device operation data of the control processing module, or the arithmetic processing module obtains the shutdown indicator from the shared memory as a shutdown state, and the arithmetic processing module enters a finite sleep state.
10. The dual-processing module device as claimed in claim 5, wherein the operation processing module enters a finite sleep state after stopping the related operation according to the pre-handshake output.
11. The dual-processing module device of claim 10, further comprising a shared memory, wherein the shared memory is provided with a shutdown indicator, and the state of the shutdown indicator comprises a shutdown state and a normal state;
the control processing module enters a limited dormant state after executing shutdown operation;
when the control processing module meets the restarting condition, restarting, setting the shutdown indication mark in the shared memory to be in a normal state, and recovering the equipment running data which is obtained again and sent to the operation processing module through the shared memory;
and the operation processing module recovers and acquires the state of the turn-off indication mark in the shared memory.
12. The dual process module device of claim 11, wherein the control process module enters a limited sleep state after performing a shutdown operation;
the control processing module sends a restarted pre-handshake to the operation processing module when a restart condition is met, and recovers to obtain the equipment operation data after receiving a recovery confirmation message fed back by the operation processing module and recovers to obtain the equipment operation data by the operation processing module;
and the operation processing module receives the restarted preposed handshake sent by the control processing module, completes the preparation of recovery operation according to the restarted preposed handshake and sends a recovery confirmation message to the control processing module.
13. The dual process module device of claim 11 or 12, wherein the arithmetic processing module freezes the acquired device operational data during arc generation prior to entering a limited sleep state; the control processing module freezes equipment operating data during arc generation prior to entering a limited sleep state.
14. A dual-processing module device control method, wherein the dual-processing module comprises a control processing module and an operation processing module, the method is used for controlling the processing module, and the method comprises the following steps:
if the generation of the arc is detected, executing a specified operation, wherein the specified operation comprises at least one of the following operations: the first operation is to stop the operated processing module from obtaining the equipment running data, and the second operation is to send a shutdown operation instruction to the operated processing module, so that the operated processing module determines an operation strategy according to a result generated by the specified operation to ensure that the control processing module obtains a correct control parameter, wherein the result generated by the specified operation includes: whether the device operation data is acquired and whether the shutdown operation instruction is received, wherein the operation strategy comprises at least one of the following modes: interrupting the operation of the related control parameter operation in a first mode; and the second mode is that the related control parameters which are already calculated are stopped from being sent to the control processing module.
15. A dual-processing module device control method is characterized in that the dual-processing module comprises a control processing module and an operation processing module, the method is used for the operation processing module, and the method comprises the following steps:
acquiring a result generated after the control processing module executes a specified operation, wherein the specified operation comprises at least one of the following operations: operation one, stopping the operation processing module to obtain the equipment operation data; an operation two, sending a shutdown operation instruction to the operation processing module, wherein the specified operation is executed after the control processing module detects that an electric arc is generated;
determining an operation strategy according to a result generated by the specified operation to ensure that the control processing module obtains correct control parameters, wherein the result generated by the specified operation comprises whether the shutdown operation instruction is received, and the operation strategy comprises at least one of the following modes: interrupting the operation of the related control parameter operation in a first mode; and the second mode is that the related control parameters which are already calculated are stopped from being sent to the control processing module.
16. A computer device, comprising: a processor, a memory and a bus, the memory storing machine-readable instructions executable by the processor, the processor and the memory communicating over the bus when a computer device is running, the machine-readable instructions when executed by the processor performing the dual processing module device control method of claim 14 or 15.
17. A computer-readable storage medium, characterized in that the computer-readable storage medium has stored thereon a computer program which, when executed by a processor, performs the dual process module device control method according to claim 14 or 15.
CN202211094824.0A 2022-09-08 2022-09-08 Double-processing module equipment and control method thereof Active CN115185176B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN202211094824.0A CN115185176B (en) 2022-09-08 2022-09-08 Double-processing module equipment and control method thereof
TW112130363A TW202411796A (en) 2022-09-08 2023-08-11 Double-processing-module equipment and control method thereof
PCT/CN2023/112998 WO2024051450A1 (en) 2022-09-08 2023-08-15 Dual-processor device and control method therefor, and processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211094824.0A CN115185176B (en) 2022-09-08 2022-09-08 Double-processing module equipment and control method thereof

Publications (2)

Publication Number Publication Date
CN115185176A CN115185176A (en) 2022-10-14
CN115185176B true CN115185176B (en) 2022-12-02

Family

ID=83523615

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211094824.0A Active CN115185176B (en) 2022-09-08 2022-09-08 Double-processing module equipment and control method thereof

Country Status (2)

Country Link
CN (1) CN115185176B (en)
TW (1) TW202411796A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024051450A1 (en) * 2022-09-08 2024-03-14 深圳市恒运昌真空技术股份有限公司 Dual-processor device and control method therefor, and processor

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7539853B2 (en) * 2002-11-18 2009-05-26 Arm Limited Handling interrupts in data processing of data in which only a portion of a function has been processed
CN102779075B (en) * 2012-06-28 2014-12-24 华为技术有限公司 Method, device and system for scheduling in multiprocessor nuclear system
US9590528B2 (en) * 2014-04-11 2017-03-07 Kripya LLC Dual mode DC-AC inverter system and operation
CN104167087B (en) * 2014-07-25 2017-12-29 小米科技有限责任公司 Information transferring method, device and system
CN106469629B (en) * 2015-08-19 2018-04-27 艾默生电气公司 Self study relay turns off control system and method
KR20200032140A (en) * 2017-08-15 2020-03-25 케이에스알 아이피 홀딩스 엘엘씨. Systems and methods for correcting non-sinusoidal signals produced by non-circular couplers
US10732223B2 (en) * 2017-09-14 2020-08-04 Schweitzer Engineering Laboratories, Inc. Circuit breaker health monitoring
CN108181857B (en) * 2018-01-22 2020-07-28 珠海格力电器股份有限公司 Method and device for controlling operation of equipment unit, display panel and equipment unit
CN110456234B (en) * 2018-05-07 2020-11-10 珠海格力电器股份有限公司 Fault arc detection method, device and system
US10969750B2 (en) * 2019-03-26 2021-04-06 Mitsubishi Electric Research Laboratories, Inc. System and method for scheduling electric generators using decision diagrams
CN111398996A (en) * 2020-03-17 2020-07-10 广州南方卫星导航仪器有限公司 Surveying and mapping satellite navigation receiver
CN111611098A (en) * 2020-05-22 2020-09-01 深圳忆联信息系统有限公司 Solid state disk overheating protection method and device, computer equipment and storage medium
CN115020178A (en) * 2022-05-18 2022-09-06 深圳市恒运昌真空技术有限公司 Plasma chamber arc suppression method and device and radio frequency power supply system

Also Published As

Publication number Publication date
CN115185176A (en) 2022-10-14
TW202411796A (en) 2024-03-16

Similar Documents

Publication Publication Date Title
US10372199B2 (en) Apparatus for managing power and running and booting an inter-processor communication link between independently operable processors
CN107315656B (en) Multi-kernel embedded PLC software recovery method and PLC
US8677185B2 (en) Information processing apparatus
CN115185176B (en) Double-processing module equipment and control method thereof
CN114546318A (en) Vehicle instrument information display method and device, electronic equipment and storage medium
CN115237644B (en) System fault processing method, central operation unit and vehicle
US10379931B2 (en) Computer system
CN115168079B (en) Dual-processor device and control method thereof
CN111949333A (en) System and method for realizing main-standby switching of BIOS (basic input output System) of ARM (advanced RISC machine) server
CN115167933B (en) Dual-processor equipment, control method thereof and processor
CN115904793B (en) Memory transfer method, system and chip based on multi-core heterogeneous system
EP3236350A1 (en) Tigersharc series dsp start-up management chip and method
US8392642B2 (en) Timeout preventing device, a timeout preventing method and a program thereof
CN111221683A (en) Double-flash hot backup method, system, terminal and storage medium for data center switch
WO2022267812A1 (en) Software recovery method, electronic device, and storage medium
WO2024051450A1 (en) Dual-processor device and control method therefor, and processor
US20180089012A1 (en) Information processing apparatus for analyzing hardware failure
CN110647428B (en) Mirror image file manufacturing and recovering method, processor and embedded system
JP2007172096A (en) Information processor and start control method
EP2555115A1 (en) Device and method for restoring information in a main storage device
CN111158783B (en) Environment variable modification method, device and equipment and readable storage medium
CN109254936B (en) Method and device for inserting data transmission queue structure
TW202418078A (en) A dual-processor device and a control method and processor thereof
CN112416104A (en) Device for realizing last state of universal server power supply and recovery method
CN217767427U (en) Watchdog control circuit and electronic equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: 518102 Room 101, 201, 301, Building B, Functional Support Area, Taohuayuan Zhichuang Town, Tiegang Community, Xixiang Street, Baoan District, Shenzhen, Guangdong Province

Patentee after: Shenzhen Hengyunchang Vacuum Technology Co.,Ltd.

Address before: Room 101, 201, 301, Building B, Functional Supporting Area, Taohuayuan Zhichuang Town, Tiegang Community, Xixiang Street, Baoan District, Shenzhen, Guangdong 518100

Patentee before: SHENZHEN HENGYUNCHANG VACUUM TECHNOLOGY CO.,LTD.

CP03 Change of name, title or address