CN115023027A - High-voltage pulse energy full-absorption circuit board and manufacturing method thereof - Google Patents
High-voltage pulse energy full-absorption circuit board and manufacturing method thereof Download PDFInfo
- Publication number
- CN115023027A CN115023027A CN202210567347.9A CN202210567347A CN115023027A CN 115023027 A CN115023027 A CN 115023027A CN 202210567347 A CN202210567347 A CN 202210567347A CN 115023027 A CN115023027 A CN 115023027A
- Authority
- CN
- China
- Prior art keywords
- layer
- circuit board
- copper
- absorption
- functional
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010521 absorption reaction Methods 0.000 title claims abstract description 64
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 239000010410 layer Substances 0.000 claims abstract description 125
- 239000000463 material Substances 0.000 claims abstract description 80
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 68
- 238000000034 method Methods 0.000 claims abstract description 15
- 239000002346 layers by function Substances 0.000 claims abstract description 14
- 239000012212 insulator Substances 0.000 claims abstract description 9
- 229920000642 polymer Polymers 0.000 claims description 30
- 239000011889 copper foil Substances 0.000 claims description 29
- 229910052802 copper Inorganic materials 0.000 claims description 21
- 239000010949 copper Substances 0.000 claims description 21
- 239000011888 foil Substances 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 9
- 238000007639 printing Methods 0.000 claims description 7
- 239000002184 metal Substances 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 229920001187 thermosetting polymer Polymers 0.000 claims description 6
- 238000013461 design Methods 0.000 claims description 5
- 238000007747 plating Methods 0.000 claims description 4
- 238000001179 sorption measurement Methods 0.000 claims description 4
- 239000002131 composite material Substances 0.000 claims description 3
- 238000005238 degreasing Methods 0.000 claims description 3
- 239000002245 particle Substances 0.000 claims description 3
- 238000005406 washing Methods 0.000 claims description 3
- 238000002156 mixing Methods 0.000 claims description 2
- 238000005553 drilling Methods 0.000 claims 1
- 238000007731 hot pressing Methods 0.000 claims 1
- 238000010030 laminating Methods 0.000 claims 1
- 238000002844 melting Methods 0.000 claims 1
- 230000008018 melting Effects 0.000 claims 1
- 239000004020 conductor Substances 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 8
- 230000002159 abnormal effect Effects 0.000 description 6
- 238000001723 curing Methods 0.000 description 4
- 210000001161 mammalian embryo Anatomy 0.000 description 3
- 239000008204 material by function Substances 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 231100000219 mutagenic Toxicity 0.000 description 2
- 230000003505 mutagenic effect Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 230000035939 shock Effects 0.000 description 2
- 238000001029 thermal curing Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Manufacturing & Machinery (AREA)
- Structure Of Printed Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
技术领域technical field
本发明涉及电路板技术领域,具体涉及一种高压脉冲能量全吸收电路板及其制作方法。The invention relates to the technical field of circuit boards, in particular to a high-voltage pulse energy full absorption circuit board and a manufacturing method thereof.
背景技术Background technique
抗瞬间高压脉冲是电子制造设计中一个永恒的课题,而作为攻击通讯指挥系统主要手段的定向电磁脉冲炮和电磁脉冲弹,它的主要对象是攻击和瘫痪电子装备的电子电路。目前对这种电磁脉冲的防护主要还只是采用屏蔽方案。这种方法难免会给电磁脉冲留出大量进入屏蔽腔体的孔隙,使设备的电子器件在电磁脉冲的电势场攻击下难以得到完全的保护。因此,对于电磁脉冲这种攻击手段,需要一种安全性更高的防护措施。Anti-instantaneous high-voltage pulse is an eternal subject in electronic manufacturing design. As the main means of attacking the communication command system, the directional electromagnetic pulse gun and the electromagnetic pulse projectile are mainly aimed at attacking and paralyzing electronic circuits of electronic equipment. At present, the protection of this electromagnetic pulse is mainly only a shielding scheme. This method inevitably leaves a large number of pores for the electromagnetic pulse to enter the shielding cavity, making it difficult for the electronic components of the device to be completely protected under the attack of the electric potential field of the electromagnetic pulse. Therefore, for the attack method of electromagnetic pulse, a higher security protection measure is required.
为解决以上技术问题,公告号为CN113438796A的中国专利公开了一种可吸收瞬间高压脉冲能量的电路板及制作方法,通过在附铜层上设置与接地线导电连接的能量吸收盘,实现瞬变高压脉冲能量的释放。但该方法需要设置较多的能量吸收盘,且需要实现能量吸收盘与表面电路的附铜线精准对位,对工艺的精度要求高,制作难度高。In order to solve the above technical problems, the Chinese Patent Publication No. CN113438796A discloses a circuit board capable of absorbing instantaneous high-voltage pulse energy and a manufacturing method. By arranging an energy absorbing plate conductively connected to the ground wire on the copper-attached layer, the transient state can be realized. The release of high voltage pulse energy. However, this method needs to set up more energy absorbing disks, and needs to achieve precise alignment between the energy absorbing disk and the copper wire attached to the surface circuit, which requires high process precision and is difficult to manufacture.
发明内容SUMMARY OF THE INVENTION
本发明的目的就是针对现有技术的缺陷,提供一种高压脉冲能量全吸收电路板及其制作方法,在实现高压脉冲能量全吸收的前提下,其对工艺的精度要求低,制作难度低,易于普及。The purpose of the present invention is to aim at the defects of the prior art, to provide a high-voltage pulse energy full absorption circuit board and a manufacturing method thereof. Easy to popularize.
本发明的一种高压脉冲能量全吸收电路板,其技术方案为:A high-voltage pulse energy full absorption circuit board of the present invention has the following technical solutions:
包括普通线路板,所述普通线路板的上、下表面均附着有能量全吸收功能层,所述能量全吸收功能层包括依次设置的附铜线层、功能材料层和导电接地层,所述导电接地层与所述普通线路板的表面紧密连接;Including an ordinary circuit board, the upper and lower surfaces of the ordinary circuit board are attached with an energy full absorption functional layer, and the energy full absorption functional layer includes a copper wire layer, a functional material layer and a conductive ground layer arranged in sequence. The conductive ground layer is closely connected with the surface of the common circuit board;
所述功能材料层具有在附铜线层上的任何一条附铜线的任何一点电压不高于阈值时的绝缘体状态,以及the functional material layer has an insulator state when the voltage at any point of any one of the copper-attached wires on the copper-attached layer is not higher than a threshold value, and
在附铜线层上某一点的电压超出阈值时的瞬间,用于使附铜线层上的高压经所述功能材料层向导电接地层释放高压能量的导电体状态;At the moment when the voltage at a certain point on the copper-attached layer exceeds the threshold, it is a conductor state used to release high-voltage energy from the high-voltage on the copper-attached layer to the conductive ground layer through the functional material layer;
其中,高压能量释放完毕,功能材料层立即恢复为绝缘体状态。Among them, after the high-voltage energy is released, the functional material layer immediately returns to the insulator state.
通过以上技术方案,当附铜线层中所有附铜线上的电压与高分子电阻材料层之间的电压差小于300V时,功能材料层为绝缘体,当附铜线层上的任何一条附铜线的任何一点上出现一个高于300V的异常电压时,该条附铜线的这一点所对应的功能材料层的这一点局部会由绝缘体变为导电体,从而使该附铜线的这个点所感应到的异常高压经过电压诱变阻膜层向导电接地层释放高压能量,从而使安装在该条附铜线上的电子元器件免受异常电压的冲击。Through the above technical solution, when the voltage difference between the voltages on all the copper-attached wires in the copper-attached layer and the polymer resistance material layer is less than 300V, the functional material layer is an insulator. When there is an abnormal voltage higher than 300V at any point of the wire, the point of the functional material layer corresponding to this point of the copper wire will locally change from an insulator to a conductor, so that this point of the copper wire is attached. The sensed abnormal high voltage releases high voltage energy to the conductive ground layer through the voltage-induced resistance film layer, so that the electronic components installed on the copper wire are protected from the shock of abnormal voltage.
较为优选的,所述导电接地层包括与功能材料层连接的高分子电阻材料层和与普通线路板表面连接的网格接地线层;More preferably, the conductive ground layer includes a polymer resistance material layer connected with the functional material layer and a grid ground wire layer connected with the surface of the common circuit board;
所述高分子电阻材料层通过热固化材料热固化形成;The polymer resistance material layer is formed by thermal curing of a thermal curing material;
所述网格接地线层为附着在髙分子电阻材料层表面的一层铜箔层经刻蚀后形成的网格状铜质金属线。The grid ground wire layer is a grid-shaped copper metal wire formed by etching a layer of copper foil layer attached to the surface of the high molecular resistance material layer.
较为优选的,所述附铜线层为用于刻蚀电路板表面附铜线的厚度为10um~20um的铜质金属箔层。More preferably, the copper wire-attached layer is a copper metal foil layer with a thickness of 10 um-20 um used for etching the surface of the circuit board with a copper wire attached.
较为优选的,所述功能材料层为高分子复合纳米电压诱变阻软薄膜层。More preferably, the functional material layer is a polymer composite nanometer voltage mutagenic soft film layer.
较为优选的,所述高分子电阻材料层的厚度为50um~200um,体积电阻率为0.5Ω~180Ω/cm3,所述热固化材料由电阻值可塑造的聚合物和导电粒子混融形成。More preferably, the thickness of the polymer resistance material layer is 50um-200um, the volume resistivity is 0.5Ω-180Ω/cm 3 , and the thermosetting material is formed by mixing a polymer with a shapeable resistance value and conductive particles.
较为优选的,所述网格接地线层在与地线相连接处的线宽>2mm,其它处的线宽<1mm。More preferably, the line width of the grid ground line layer at the connection with the ground line is greater than 2 mm, and the line width at other places is less than 1 mm.
较为优选的,所述能量全吸收功能层以导电接地层的一面由PP半固化片与普通线路板的上表面和下表面在热压合条件下产生紧密面连接,形成电路板整体。Preferably, the fully energy absorbing functional layer is closely connected with the upper and lower surfaces of the common circuit board by the PP prepreg on one side of the conductive ground layer under the condition of thermocompression to form the circuit board as a whole.
本发明的一种高压脉冲能量全吸收电路板的制作方法,其技术方案为,包括以下步骤:A manufacturing method of a high-voltage pulse energy full absorption circuit board of the present invention, the technical scheme of which includes the following steps:
在第一铜箔的表面印制一层功能材料并进行固化,形成一片功能箔;A layer of functional material is printed on the surface of the first copper foil and cured to form a functional foil;
在功能箔的功能材料面上印制一层高分子电阻材料,在高分子电阻材料上平铺第二铜箔并与高分子电阻材料进行固化处理,在固化后的第二铜箔表面刻蚀出网格结构,形成能量全吸收功能板;A layer of polymer resistance material is printed on the functional material surface of the functional foil, a second copper foil is laid on the polymer resistance material and cured with the polymer resistance material, and the surface of the cured second copper foil is etched A grid structure is formed to form a full energy absorption functional board;
取下普通线路板,对剩下的两片能量全吸收功能板在预设的多层电路板需要通孔的非接地连接孔坐标位置进行钻孔,并使所钻孔的孔径大于规划成品板通孔直径的一倍;Remove the common circuit board, and drill the remaining two pieces of energy absorption function boards at the preset coordinate positions of the non-ground connection holes that require through-holes in the multi-layer circuit board, and make the hole diameter of the drilled holes larger than the planned finished board. Twice the diameter of the through hole;
以层叠的方式将一片能量全吸收功能板、一片PP半固化片、一片普通线路板、一片PP半固化片和一片能量全吸收功能板依次放置,通过定位栓定位并紧固成待固化电路板;A piece of energy absorption function board, a PP prepreg sheet, a common circuit board, a PP prepreg sheet and an energy absorption function board are placed in sequence in a stacked manner, and positioned and fastened by positioning bolts to form a circuit board to be cured;
将所述待固化电路板进行固化处理,形成高压脉冲能量全吸收胚板;curing the to-be-cured circuit board to form a high-voltage pulse energy fully absorbing embryo board;
将高压脉冲能量全吸收胚板在通孔坐标位置按规划的通孔直径进行通孔,所述通孔坐标位置为成品板中规划的正、反及中间层中的需要相互连通的线路的通孔坐标位置;The high-voltage pulse energy fully absorbs the blank plate at the coordinate position of the through hole according to the planned diameter of the through hole. hole coordinate position;
对高压脉冲能量全吸收胚板加工的通孔进行洗孔、沉孔铜和镀铜处理;Washing, countersinking copper and copper-plating the through holes processed by the high-voltage pulse energy fully absorbed blank plate;
按照设计需求在高压脉冲能量全吸收胚板的两面刻蚀出附铜线,得到高压脉冲能量全吸收电路板。According to the design requirements, copper wires are etched on both sides of the high-voltage pulse energy full absorption embryonic plate to obtain a high-voltage pulse energy full absorption circuit board.
较为优选的,所述在第一铜箔的表面印制一层功能材料并进行固化包括:More preferably, the printing and curing of a layer of functional material on the surface of the first copper foil includes:
取一片尺寸和厚度满足设计要求的第一铜箔,对其表面进行去油污处理后将其放在真空吸附机的平板上;Take a piece of the first copper foil whose size and thickness meet the design requirements, and put it on the flat plate of the vacuum adsorption machine after degreasing the surface;
在第一铜箔的表面印制一层功能材料;Printing a layer of functional material on the surface of the first copper foil;
将印制好功能材料的铜箔置入高温箱进行固化。The copper foil printed with functional materials is placed in a high temperature box for curing.
较为优选的,加工出所述能量全吸收功能板后,还包括:More preferably, after processing the full energy absorption function board, it also includes:
取两片能量全吸收功能板,使它们的导电接地层分别与普通线路板的两个表面重合,对两片能量全吸收功能板和普通线路板进行坐标定位标记,确定好定位孔和定位螺栓的位置。Take two pieces of energy absorption function board, make their conductive grounding layers coincide with the two surfaces of the ordinary circuit board, mark the coordinates of the two pieces of energy absorption function board and the ordinary circuit board, and determine the positioning holes and positioning bolts s position.
本发明的有益效果为:The beneficial effects of the present invention are:
1、本电路板在实现高压脉冲能量全吸收的前提下,不用设置能量吸收盘,也无需能量吸收盘与表面电路的附铜线精准对位和通孔镀铜连接,其对工艺的精度要求低,制作难度低,易于普及。同时,由于不用设置能量吸收盘,不会再出现加工过程中由于需要对线路与能量吸收盘之间进行通孔,镀铜连接可能产生某一个孔的虚连、短路、串接等质量问题而造成整块电路板报废的难题和困境,是对原有技术的颠覆。1. Under the premise of realizing full absorption of high-voltage pulse energy, this circuit board does not need to set up an energy absorption disk, nor does it need precise alignment between the energy absorption disk and the copper wire attached to the surface circuit and through-hole copper plating connection, which requires the accuracy of the process. Low, low production difficulty, easy to popularize. At the same time, because there is no need to set up an energy absorbing disk, there will be no more problems in the process of processing due to the need to make through holes between the circuit and the energy absorbing disk, and the copper-plated connection may cause quality problems such as virtual connection, short circuit, and serial connection of a certain hole. The problems and dilemmas that cause the entire circuit board to be scrapped is a subversion of the original technology.
2、电路的每一条附铜线的所有部位都布置在功能材料表面,即电路板线路的任何一个点都纳入了功能材料的保护范围,线路与电阻材料之间具备有无限多个能量泄放通道,无需单独专门设计构建能量通道,其制作难度大大降低,且可靠性大大提高。此外,对于较长线段的超高能量无需预先考虑能量分配问题,无限多的能量泄放点自然对能量进行微分。2. All parts of each copper wire in the circuit are arranged on the surface of the functional material, that is, any point of the circuit board is included in the protection range of the functional material, and there are infinitely many energy discharges between the circuit and the resistance material. The channel does not need to be specially designed and constructed for the energy channel, the manufacturing difficulty is greatly reduced, and the reliability is greatly improved. In addition, for the ultra-high energies of longer line segments, there is no need to consider the energy distribution problem in advance, and infinitely many energy release points naturally differentiate the energy.
附图说明Description of drawings
图1为本发明结构示意图;Fig. 1 is the structural representation of the present invention;
图2为本发明的第一铜箔示意图;Fig. 2 is the schematic diagram of the first copper foil of the present invention;
图3为本发明的功能箔示意图;Fig. 3 is the functional foil schematic diagram of the present invention;
图4为本发明功能材料面上的高分子电阻材料示意图;4 is a schematic diagram of a polymer resistance material on the functional material surface of the present invention;
图5为本发明高分子电阻材料上平铺第二铜箔的示意图;5 is a schematic diagram of laying a second copper foil on the polymer resistance material of the present invention;
图6为本发明第二铜箔上刻蚀出的网格结构示意图;6 is a schematic diagram of a grid structure etched on the second copper foil of the present invention;
图7为本发明高压脉冲能量全吸收电路板中间的普通电路板的示意图;7 is a schematic diagram of an ordinary circuit board in the middle of the high-voltage pulse energy full absorption circuit board of the present invention;
图8为本发明高压脉冲能量全吸收胚板M0的示意图;FIG. 8 is a schematic diagram of the high-voltage pulse energy fully absorbing embryonic plate M 0 according to the present invention;
图1中:1-普通线路板,2-能量全吸收功能层,2.1-附铜线层,2.2-功能材料层,2.3-高分子电阻材料层,2.4-网格接地线层,3-PP半固化片。In Figure 1: 1-Ordinary circuit board, 2-Energy full absorption functional layer, 2.1-Copper wire layer, 2.2-Functional material layer, 2.3-Polymer resistance material layer, 2.4-Grid ground wire layer, 3-PP Prepreg.
具体实施方式Detailed ways
为了使本申请所要解决的技术问题、技术方案及有益效果更加清楚明白,以下结合附图及实施例,对本申请进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本申请,并不用于限定本申请。In order to make the technical problems, technical solutions and beneficial effects to be solved by the present application clearer, the present application will be described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present application, but not to limit the present application.
需要说明的是,当元件被称为“固定于”或“设置于”另一个元件,它可以直接在另一个元件上或者间接在该另一个元件上。当一个元件被称为是“连接于”另一个元件,它可以是直接连接到另一个元件或间接连接至该另一个元件上。It should be noted that when an element is referred to as being "fixed to" or "disposed on" another element, it can be directly on the other element or indirectly on the other element. When an element is referred to as being "connected to" another element, it can be directly connected to the other element or indirectly connected to the other element.
需要理解的是,术语“长度”、“宽度”、“上”、“下”、“前”、“后”、“左”、“右”、“竖直”、“水平”、“顶”、“底”“内”、“外”等指示的方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本申请和简化描述,而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本申请的限制。It is to be understood that the terms "length", "width", "upper", "lower", "front", "rear", "left", "right", "vertical", "horizontal", "top" , "bottom", "inside", "outside", etc. indicate the orientation or positional relationship based on the orientation or positional relationship shown in the accompanying drawings, which are only for the convenience of describing the application and simplifying the description, rather than indicating or implying the indicated device. Or elements must have a particular orientation, be constructed and operate in a particular orientation, and therefore should not be construed as a limitation of the present application.
此外,术语“第一”、“第二”仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此,限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征。在本申请的描述中,“多个”的含义是两个或两个以上,除非另有明确具体的限定。In addition, the terms "first" and "second" are only used for descriptive purposes, and should not be construed as indicating or implying relative importance or implying the number of indicated technical features. Thus, a feature defined as "first" or "second" may expressly or implicitly include one or more of that feature. In the description of the present application, "plurality" means two or more, unless otherwise expressly and specifically defined.
以下描述中,为了说明而不是为了限定,提出了诸如特定系统结构、技术之类的具体细节,以便透彻理解本申请实施例。然而,本领域的技术人员应当清楚,在没有这些具体细节的其它实施例中也可以实现本申请。在其它情况中,省略对众所周知的系统、装置、电路以及方法的详细说明,以免不必要的细节妨碍本申请的描述。In the following description, for the purpose of illustration rather than limitation, specific details such as a specific system structure and technology are set forth in order to provide a thorough understanding of the embodiments of the present application. However, it will be apparent to those skilled in the art that the present application may be practiced in other embodiments without these specific details. In other instances, detailed descriptions of well-known systems, devices, circuits, and methods are omitted so as not to obscure the description of the present application with unnecessary detail.
另外,在本申请说明书和所附权利要求书的描述中,术语“第一”、“第二”、“第三”等仅用于区分描述,而不能理解为指示或暗示相对重要性。In addition, in the description of the specification of the present application and the appended claims, the terms "first", "second", "third", etc. are only used to distinguish the description, and should not be construed as indicating or implying relative importance.
在本申请说明书中描述的参考“一个实施例”或“一些实施例”等意味着在本申请的一个或多个实施例中包括结合该实施例描述的特定特征、结构或特点。由此,在本说明书中的不同之处出现的语句“在一个实施例中”、“在一些实施例中”、“在其他一些实施例中”、“在另外一些实施例中”等不是必然都参考相同的实施例,而是意味着“一个或多个但不是所有的实施例”,除非是以其他方式另外特别强调。术语“包括”、“包含”、“具有”及它们的变形都意味着“包括但不限于”,除非是以其他方式另外特别强调。“多个”表示“两个或两个以上”References in this specification to "one embodiment" or "some embodiments" and the like mean that a particular feature, structure or characteristic described in connection with the embodiment is included in one or more embodiments of the present application. Thus, appearances of the phrases "in one embodiment," "in some embodiments," "in other embodiments," "in other embodiments," etc. in various places in this specification are not necessarily All refer to the same embodiment, but mean "one or more but not all embodiments" unless specifically emphasized otherwise. The terms "including", "including", "having" and their variants mean "including but not limited to" unless specifically emphasized otherwise. "Plural" means "two or more"
实施例一Example 1
图1示出了本申请较佳实施例(图1示出了本申请第一实施例)提供的一种高压脉冲能量全吸收电路板的结构示意图,为了便于说明,仅示出了与本实施例相关的部分,详述如下:Fig. 1 shows a schematic structural diagram of a high-voltage pulse energy full absorption circuit board provided by a preferred embodiment of the present application (Fig. 1 shows the first embodiment of the present application). The relevant parts of the example are detailed as follows:
包括普通线路板1,普通线路板1两面附着有能量全吸收功能层2,两片能量全吸收功能层2中的其中一片记为N1,另一片记为N2。能量全吸收功能层N1和N2表面层是附铜箔层,附铜箔层用于蚀刻电子线路形成附铜线层A,当附铜线层A中所有附铜线上的电压与高分子电阻材料层C之间的电压差小于300V时,功能材料层B为绝缘体,当附铜线层A上的任何一条附铜线的任何一点上出现一个高于300V的异常电压时,该条附铜线的这一点所对应的功能材料层B的这一点局部就会由绝缘体变为导电体,从而使该附铜线的这个点所感应到的异常高压经过功能材料层向导电接地层释放高压能量,从而使安装在该条附铜线上的电子元器件免受异常电压的冲击。Including an
能量全吸收功能层N1和N2结构相同,且均由附铜线层2.1、功能材料层2.2组合成的功能箔层和高分子电阻材料层2.3与网格接地线层2.4构成的导电接地层组成。The energy absorption functional layers N1 and N2 have the same structure, and both are composed of a functional foil layer composed of a copper wire layer 2.1, a functional material layer 2.2, a conductive ground layer composed of a polymer resistance material layer 2.3 and a grid ground wire layer 2.4. .
在一个实施例中,普通线路板1为组成多层电路板中间层的通用多层电路(双面板或单面板无该普通层)。所述能量全吸收功能层N1和N2分别以导电接地层的一面由PP半固化片与普通线路层的上表面和下表面在热压合条件下产生紧密面连接,形成电路板整体。In one embodiment, the
在一个实施例中,表面附铜层A为用于刻蚀电路板表面附铜线的,厚度10um~20um的铜质金属箔,所述功能材料层B为中国发明专利(专利号:ZL201210314982.2)中的“高分子复合纳米电压诱变阻软薄膜”或者是专利中的第二种制造方法获得的厚度为15um~200um的功能性热固化材料,功能材料层B直接附着于表面附铜层A的表面。其中,功能材料层B除本实施例提供的两种材料,其余可实现相同功能的材料固化形成的材料层均可用于作为本方案中的功能材料层B。In one embodiment, the surface-attached copper layer A is a copper metal foil with a thickness of 10um to 20um for etching the surface of the circuit board with copper wires, and the functional material layer B is a Chinese invention patent (Patent No.: ZL201210314982. 2) The "polymer composite nano-voltage mutagenic resistance soft film" or the second manufacturing method in the patent is a functional thermosetting material with a thickness of 15um to 200um, and the functional material layer B is directly attached to the surface with copper attached. The surface of layer A. Among them, in addition to the two materials provided in this embodiment, the functional material layer B can be used as the functional material layer B in this solution, and the material layers formed by curing other materials that can realize the same function can be used as the functional material layer B in this solution.
在一个实施例中,所述高分子电阻材料C附着在功能材料层B表面,网格接地线D附着在高分子电阻材料C表面,高分子电阻材料C与网格接地线D共同构成导电接地层。所述高分子电阻材料C为具有电阻值可塑造的聚合物和导电粒子混融的热固化材料,厚度为50um~200um,体积电阻率为0.5Ω~180Ω/cm3。In one embodiment, the polymer resistance material C is attached to the surface of the functional material layer B, the grid grounding wire D is attached to the surface of the polymer resistance material C, and the polymer resistance material C and the grid grounding wire D together form a conductive ground Floor. The polymer resistance material C is a thermosetting material with a shapeable resistance value of polymer and conductive particles blended, the thickness is 50um~200um, and the volume resistivity is 0.5Ω~180Ω/cm 3 .
在一个实施例中,所述网格接地线D为附着在高分子电阻材料C表面的一层铜箔层经刻蚀后所形成的网格状铜质金属线,网格接地线D在与地线相连接处的线宽>2mm,其它处的线宽<1mm,各网格长、宽为(20mm~20mm)×(20mm~40mm)。表面附铜层A经按预先设计的线路刻蚀后形成高压脉冲能量全吸收电路板的表面附铜线。In one embodiment, the grid grounding wire D is a grid-shaped copper metal wire formed by etching a copper foil layer attached to the surface of the polymer resistance material C, and the grid grounding wire D is connected to the The line width at the connection point of the ground wire is greater than 2mm, and the line width at other places is less than 1mm. The length and width of each grid are (20mm~20mm)×(20mm~40mm). The surface-attached copper layer A is etched according to a pre-designed circuit to form the surface-attached copper wire of the high-voltage pulse energy full absorption circuit board.
实施例二
本实施例提供了一种制备方法,用于制备上述电路板,其步骤如下:This embodiment provides a preparation method for preparing the above circuit board, and the steps are as follows:
步骤1,取适当尺寸大小的,厚度为10um至20um的铜箔,对其表面进行去油污处理后将其放在真空吸附机的平板上,在其表面印制厚度为15um~200um的功能材料,将印好功能材料的铜箔置入高温箱,温度调至160℃,时间至90min后自然冷却后使获得功能箔。Step 1: Take a copper foil with a thickness of 10um to 20um in an appropriate size, and put it on the flat plate of the vacuum adsorption machine after degreasing the surface, and print functional materials with a thickness of 15um to 200um on its surface. , Put the copper foil printed with functional materials into a high temperature box, adjust the temperature to 160 ° C, and naturally cool after 90 minutes to obtain functional foil.
步骤2,将功能箔置真空吸附机的平板表面,在功能材料面印高分子电阻材料,印制厚度为50um~200um,而后将厚度为10um~15um的铜箔平铺到高分子电阻材料表面,在滚筒辗压机上均匀压实后,再将其置烘箱,温度调至40℃固化20min,再60℃固化20min,再160℃固化20min然后自然冷却取出,再将附着在电阻材料层表面的铜箔按30mm×30mm,线宽为1mm的尺寸刻蚀网格后,获得能量全吸收功能板2。
步骤3,将一片能量全吸收功能板作为N2,导电接地层朝上与一片普通电路层的另一面重合,将另一片能量全吸收功能板作为N1,导电接地层朝下与普通线路板1的另一面重合,对N1、普通线路板1、N2进行坐标定位标记,确定好定位孔和定位螺栓的位置。
步骤4,三板定位好后,卸下螺栓取下普通线路板1及N1,然后重新装上N1,对N2和N1在预先设计规划的多层电路板需要通孔的非接地连接孔坐标位置钻孔,孔径需大于规划成品板通孔直径的一倍。Step 4. After the three boards are positioned, remove the bolts and remove the
步骤5,松开定位栓,取下N1,在N2的导电接地面放置一片与N1,同大小厚度为30um的PP半固化片,然后复位普通线路板1,再在普通线路板1上放上与普通线路板1同大小厚度为30um的PP半固化片,最后装上N1,紧固定位栓。Step 5: Loosen the positioning bolt, remove N1, place a piece of PP prepreg with the same size as N1 and a thickness of 30um on the conductive ground plane of N2, then reset the
步骤6,将已放入PP半固化片并已定位好的N1、普通线路板1、N2置平面热压合机,温度调至300℃,压力调至30KG,压合30h自然冷却后,N1、普通线路板1、N2将成为一个整体。N1、N2的通孔处将被填充满PP树脂胶并有部分从通孔溢出,此时得到高压脉冲能量全吸收胚板。Step 6, put N1,
步骤7,将溢出的PP树脂清理干净,再将高压脉冲能量全吸收胚板置平板打磨机打磨,使高压脉冲能量全吸收胚板两面平整一致。Step 7: Clean up the overflowing PP resin, and then place the high-voltage pulse energy full-absorption blank plate on a flat grinder for grinding, so that both sides of the high-voltage pulse energy full-absorption blank plate are flat and consistent.
步骤8,对高压脉冲能量全吸收胚板按成品板中规划的正、反及中间层中的需要相互连通的线路的通孔坐标位置按规划通孔直径通孔。Step 8: For the high-voltage pulse energy full absorption embryonic plate, the through-hole coordinate positions of the forward, reverse and intermediate layers that need to be connected to each other are planned according to the planed through-hole diameter of the through-hole.
步骤9,对高压脉冲能量全吸收胚板洗孔、沉孔铜、镀铜。Step 9: Washing, sinking copper, and plating copper on the embryo plate with full absorption of high-voltage pulse energy.
步骤10,在高压脉冲能量全吸收胚板两面附蓝膜。Step 10, attach blue films on both sides of the high-voltage pulse energy fully absorbed embryonic plate.
步骤11,对蓝膜曝光,冲洗,露出附铜线图形。Step 11: Expose and rinse the blue film to expose the pattern of the attached copper lines.
步骤12,刻蚀出附铜线并进行必要的后期处理后,获得高压脉冲能量全吸收电路板。Step 12, after etching the attached copper wire and performing necessary post-processing, a high-voltage pulse energy full absorption circuit board is obtained.
应理解,上述实施例中各步骤的序号的大小并不意味着执行顺序的先后,各过程的执行顺序应以其功能和内在逻辑确定,而不应对本申请实施例的实施过程构成任何限定。It should be understood that the size of the sequence numbers of the steps in the above embodiments does not mean the sequence of execution, and the execution sequence of each process should be determined by its function and internal logic, and should not constitute any limitation to the implementation process of the embodiments of the present application.
以上所述实施例仅用以说明本申请的技术方案,而非对其限制;尽管参照前述实施例对本申请进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本申请各实施例技术方案的精神和范围,均应包含在本申请的保护范围之内。The above-mentioned embodiments are only used to illustrate the technical solutions of the present application, but not to limit them; although the present application has been described in detail with reference to the above-mentioned embodiments, those of ordinary skill in the art should understand that: it can still be used for the above-mentioned implementations. The technical solutions described in the examples are modified, or some technical features thereof are equivalently replaced; and these modifications or replacements do not make the essence of the corresponding technical solutions deviate from the spirit and scope of the technical solutions in the embodiments of the application, and should be included in the within the scope of protection of this application.
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2022104925665 | 2022-05-07 | ||
CN202210492566 | 2022-05-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN115023027A true CN115023027A (en) | 2022-09-06 |
CN115023027B CN115023027B (en) | 2024-11-29 |
Family
ID=83068259
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210567347.9A Active CN115023027B (en) | 2022-05-07 | 2022-05-23 | High-voltage pulse energy total absorption circuit board and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115023027B (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140160699A1 (en) * | 2012-12-11 | 2014-06-12 | Qualcomm Incorporated | Methods and apparatus for conformal shielding |
WO2015169234A1 (en) * | 2014-05-09 | 2015-11-12 | 武汉芯宝科技有限公司 | Circuit board cross-band veneer with function of absorbing instantaneous high-voltage electric pulse energy and manufacturing method therefor |
CN205005337U (en) * | 2015-09-09 | 2016-01-27 | 武汉芯宝科技有限公司 | Function paper tinsel and printed circuit board with absorb high -tension electricity pulse energy in twinkling of an eye |
JP2018011013A (en) * | 2016-07-15 | 2018-01-18 | 群寶科技股▲ふん▼有限公司 | Method of making printed circuit board by semi-additive method |
CN113438796A (en) * | 2021-04-29 | 2021-09-24 | 武汉芯宝科技有限公司 | Circuit board capable of absorbing instant high-voltage pulse energy and manufacturing method |
-
2022
- 2022-05-23 CN CN202210567347.9A patent/CN115023027B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140160699A1 (en) * | 2012-12-11 | 2014-06-12 | Qualcomm Incorporated | Methods and apparatus for conformal shielding |
WO2015169234A1 (en) * | 2014-05-09 | 2015-11-12 | 武汉芯宝科技有限公司 | Circuit board cross-band veneer with function of absorbing instantaneous high-voltage electric pulse energy and manufacturing method therefor |
CN205005337U (en) * | 2015-09-09 | 2016-01-27 | 武汉芯宝科技有限公司 | Function paper tinsel and printed circuit board with absorb high -tension electricity pulse energy in twinkling of an eye |
JP2018011013A (en) * | 2016-07-15 | 2018-01-18 | 群寶科技股▲ふん▼有限公司 | Method of making printed circuit board by semi-additive method |
CN113438796A (en) * | 2021-04-29 | 2021-09-24 | 武汉芯宝科技有限公司 | Circuit board capable of absorbing instant high-voltage pulse energy and manufacturing method |
Also Published As
Publication number | Publication date |
---|---|
CN115023027B (en) | 2024-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101662888B (en) | Preparation method for PCB plate with step trough | |
KR100866577B1 (en) | Interlayer Conduction Method of Printed Circuit Board | |
CN1129423A (en) | Multiple layer printed circuit boards and method of manufacture | |
JPH04196195A (en) | Multilayer printed circuit board having electromagnetic shield layer and incorporating printed resistor | |
WO2007050114A2 (en) | A substantially continuous layer of embedded transient protection for printed circuit boards | |
CN1173803A (en) | Printed circuit board with embedded decoupling capactance and method for producing same | |
CN102056425A (en) | Method for manufacturing multilayer printed circuit board (PCB) | |
CN103813640A (en) | All printed circuit board and manufacturing method thereof | |
WO2021052061A1 (en) | Manufacturing method for thermally-conductive pcb and pcb | |
CN101472398A (en) | Multilayer flexible printed circuit board and method of manufacturing the same | |
CN109561594B (en) | High-frequency circuit board and manufacturing method thereof | |
WO2015169234A1 (en) | Circuit board cross-band veneer with function of absorbing instantaneous high-voltage electric pulse energy and manufacturing method therefor | |
JP2016527711A (en) | Method of forming a laminated structure having plated through holes using a removable cover layer | |
CN101665017A (en) | Prepreg with asymmetric resin layer thickness and application thereof | |
CN107889345A (en) | A preparation method of high thermal conductivity PCB and high thermal conductivity PCB | |
US20130062099A1 (en) | Multiple layer z-axis interconnect apparatus and method of use | |
CN103997845A (en) | Functional circuit board core board with the function of absorbing instant high-voltage electric pulse energy and manufacturing method thereof | |
CN115023027A (en) | High-voltage pulse energy full-absorption circuit board and manufacturing method thereof | |
JP2017135357A (en) | Printed wiring board and manufacturing method thereof | |
CN204634152U (en) | A rapid heat dissipation high frequency mixed voltage circuit board | |
CN204968254U (en) | Printed circuit board processing structure and multilayer printed circuit board | |
CN204157153U (en) | There is the functional circuit plate central layer absorbing instantaneous pressure electrical pulse energy | |
CN103476197B (en) | A kind of manufacture method of printed circuit board and printed circuit board | |
CN110062519B (en) | Multilayer transient high-voltage pulse energy absorption double-symmetrical matrix board and circuit board and manufacturing method thereof | |
TWI778645B (en) | Multilayer circuit board and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |