CN114765234A - Annealing enhanced back passivation method for P-type crystalline silicon double-sided battery - Google Patents

Annealing enhanced back passivation method for P-type crystalline silicon double-sided battery Download PDF

Info

Publication number
CN114765234A
CN114765234A CN202210286211.0A CN202210286211A CN114765234A CN 114765234 A CN114765234 A CN 114765234A CN 202210286211 A CN202210286211 A CN 202210286211A CN 114765234 A CN114765234 A CN 114765234A
Authority
CN
China
Prior art keywords
annealing
film layer
ratio
time
sion film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202210286211.0A
Other languages
Chinese (zh)
Other versions
CN114765234B (en
Inventor
杨飞飞
张波
鲁贵林
赵科巍
吕爱武
张云鹏
申开愉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanxi Luan Solar Energy Technology Co Ltd
Original Assignee
Shanxi Luan Solar Energy Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanxi Luan Solar Energy Technology Co Ltd filed Critical Shanxi Luan Solar Energy Technology Co Ltd
Priority to CN202210286211.0A priority Critical patent/CN114765234B/en
Publication of CN114765234A publication Critical patent/CN114765234A/en
Application granted granted Critical
Publication of CN114765234B publication Critical patent/CN114765234B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/308Oxynitrides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/34Nitrides
    • C23C16/345Silicon nitride
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/42Silicides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/56After-treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/186Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
    • H01L31/1864Annealing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/186Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
    • H01L31/1868Passivation

Abstract

The invention relates to the field of back passivation of a P-type crystalline silicon double-sided solar cell. A method for annealing, enhancing and back passivating a P-type crystalline silicon double-sided battery comprises the following steps of first SiON film layer deposition and first annealing, second SiON film layer deposition and second annealing, third SiON film layer deposition and third annealing, fourth SiN film layer deposition, and fifth and fourth annealing. The SiON film layer is reasonably split and spliced with the annealing process, so that the internal defects of the SiON film layer when the SiON film layer is too thick can be reduced.

Description

Annealing enhanced back passivation method for P-type crystalline silicon double-sided battery
Technical Field
The invention relates to the field of back passivation of a P-type crystalline silicon double-sided solar cell.
Background
The P-type crystalline silicon double-sided battery can greatly reduce the electrical recombination rate of the back surface by forming the passivation layer on the back surface of the solar battery, form a good internal optical back reflection mechanism, and improve the open-circuit voltage and the short-circuit current of the battery, thereby improving the conversion efficiency of the battery.
The double-sided PERC battery has the advantage of double-sided power generation due to the lower manufacturing cost, and finally becomes a mainstream product in the PERC battery.
The perc silicon solar cell production steps are as follows: 1. providing a p-type silicon substrate, and cleaning the p-type silicon substrate; 2. forming an n-type diffusion layer (n-type emitter) of reverse conduction type on a p-type silicon substrate by using a phosphorus oxychloride (pocl3) liquid source diffusion method; 3. after the diffusion layer is formed, etching is carried out by hydrofluoric acid, and pn junctions at the edges of the cross section of the silicon wafer generated by diffusion are removed; 4. depositing sinx on the n-type diffusion layer on the front surface to form a dielectric layer, and depositing alox/sinx on the back surface to form a passivation layer; 5. performing laser windowing on a passivation layer on the back of the perc silicon solar cell; 6. performing screen printing on the dielectric layer on the front side of the battery, drying front side silver paste to form a front side electrode, performing screen printing on the passivation layer perforated on the back side of the p-type substrate, and drying back side silver paste to form a back side electrode; 7. and co-firing to fully dry the electrode and form good electrical contact. The core of the perc solar cell is that a layer of aluminum oxide film is plated on the backlight surface of a silicon wafer to cover the silicon passivation, the surface passivation of the aluminum oxide is controlled by chemical passivation and field effect passivation, the chemical passivation effect of the aluminum oxide is hydrogen passivation, the aluminum oxide prepared under different conditions has different hydrogen contents, the hydrogen can be combined with internal defects of the silicon wafer and hanging bonds at crystal boundaries, a recombination center is reduced, and therefore an important factor of the passivation effect is achieved, and the hydrogen exists in-oh groups or-chx of the film. The alumina to silicon interface has a high fixed negative charge density, qf is about 1012-1013cm-2, and exhibits good field effect passivation by shielding the p-type silicon surface from minority carriers. The negative charge in the alumina film layer and the minority carrier (electron) in the p-type silicon substrate are mutually repelled, so that the combination of the negative charge and the recombination center on the surface of the silicon wafer is blocked, and the surface recombination rate is reduced. However, the back plating of the p-type cell, the atomic layer growth technology adopted by the aluminum oxide, has the disadvantages of slow speed, long time consumption, easy increase of reaction cost, low long-wave reflection and low short-circuit current in the current back passivation technology.
The perc solar cell has the advantages of simple process, low cost and high compatibility with the existing cell production line, is a newly developed high-efficiency solar cell, obtains wide attention of the industry, and is expected to become the mainstream direction of the future high-efficiency solar cell. Production of conventional silicon solar cells, perc silicon solar cells are produced as follows: 1. providing a p-type silicon substrate, and cleaning the p-type silicon substrate; 2. forming an n-type diffusion layer (n-type emitter) of reverse conduction type on a p-type silicon substrate by using a phosphorus oxychloride (pocl3) liquid source diffusion method; 3. after the diffusion layer is formed, etching is carried out by hydrofluoric acid, and pn junctions at the edges of the cross section of the silicon wafer generated by diffusion are removed; 4. depositing sinx on the n-type diffusion layer on the front surface to form a dielectric layer, and depositing alox/sinx on the back surface to form a passivation layer; 5. performing laser windowing on a passivation layer on the back of the perc silicon solar cell; 6. performing screen printing on the dielectric layer on the front side of the battery, drying front side silver paste to form a front side electrode, performing screen printing on the passivation layer perforated on the back side of the p-type substrate, and drying back side silver paste to form a back side electrode; 7. and co-firing to fully dry the electrode and form good electrical contact. The core of the perc solar cell is that a layer of aluminum oxide film is plated on the backlight surface of a silicon wafer to cover the silicon passivation, the surface passivation of the aluminum oxide is controlled by chemical passivation and field effect passivation, the chemical passivation effect of the aluminum oxide is hydrogen passivation, the aluminum oxide prepared under different conditions has different hydrogen contents, the hydrogen can be combined with internal defects of the silicon wafer and hanging bonds at crystal boundaries, a recombination center is reduced, and therefore an important factor of the passivation effect is achieved, and the hydrogen exists in-oh groups or-chx of the film. The alumina to silicon interface has a high fixed negative charge density, qf is about 1012-1013cm-2, and exhibits good field effect passivation by shielding the minority carriers on the p-type silicon surface. The negative charge in the alumina film layer and the minority carrier (electron) in the p-type silicon substrate are mutually repelled, so that the aluminum oxide film layer is prevented from being combined with the recombination center on the surface of the silicon wafer, and the surface recombination rate is reduced. However, the back plating of the p-type cell, the atomic layer growth technology adopted by the aluminum oxide, has the disadvantages of slow speed, long time consumption, easy increase of reaction cost, low long-wave reflection and low short-circuit current in the current back passivation technology.
Disclosure of Invention
The invention discloses a method for annealing and enhancing back passivation of a P-type crystalline silicon double-sided battery, and aims to improve the influence of positive charges which are not beneficial to passivation effect in the preparation of a back passivation process and further improve the passivation level of the back passivation process of the double-sided battery by optimizing the preparation process.
The technical scheme adopted by the invention is as follows: a method for annealing, enhancing and back passivating a P-type crystalline silicon double-sided battery comprises the following steps
Step one, first SiON film layer deposition and first annealing, wherein the thickness of a first SiON film layer formed after the first SiON film layer deposition is 10-12nm, and the annealing adopts vacuum annealing and NH3Annealing, wherein the first total annealing time is 250-400s, and the ratio of the first total annealing time to the thickness of the first SiON film layer in seconds is 30-35 according to a nanometer value;
step two, depositing a second SiON film layer and annealing for the second time, wherein the thickness of the second SiON film layer formed after the second SiON film layer is deposited is 8-10nm, and the annealing adopts vacuum annealing and NH3Annealing, wherein the second total annealing time is 150-300s, and the second total annealing time is 30-35 in terms of nanometer value ratio to the thickness of the second SiON film layer;
step three, depositing a second SiON film layer and annealing for the third time, wherein the thickness of a third SiON film layer formed after the third SiON film layer is deposited is 3-5nm, and the annealing adopts vacuum annealing and N2O+NH3Annealing, wherein the third total annealing time is 200-300s, and the ratio of the third total annealing time in seconds to the thickness of the third SiON film layer in nanometer value is 60-80; the total thickness of the three SiON film layers is 25-30 nm;
fourthly, a SiN film layer deposition structure is adopted, the SiN film layer is deposited in three layers, and SiH is deposited during deposition of the first SiN film layer4And NH3The ratio is 1/3.5-1/4.5, the deposition time is 350-400s, the ratio of the second layer deposition gas SiH4 to the NH3 is 1/6.5-1/7.5, the deposition time is 250-300s, and the third layer deposition gas SiH 3854The ratio of NH3 to NH3 is 1/9.5-1/10.5, the deposition time is 100-200s, and the total thickness of the three SiN layers is 60-70 nm.
Step five, annealing for the fourth time, wherein the SiN film layer is subjected to vacuum annealing at the annealing temperature of 440-460 ℃ for 100-200 s.
When depositing the SiON film layer in the first step, the pressure is 1500-2000mTorr, the power is 10000-12000W, the temperature is 450-500 ℃, the pulse on-off ratio is 1:16, the volume ratio of the introduced SiH4/NH3/N2O is 1/1/2.0-2.5/1/5.0, and the time is 30-35 s; no gas is introduced during vacuum annealing, the annealing temperature is 450-500 ℃, the power, the pressure and the duty ratio are all zero, the time length is 50-100s, NH3When annealing, NH3The flow rate is 5000-.
When the SiON film layer is deposited in the second step, the pressure is 1500-2000mTorr, the power is 10000-12000W, the temperature is 450-500 ℃, the pulse on-off ratio is 1:16, the volume ratio of the introduced SiH4/NH3/N2O is 1/1/2-2.5/1/5.0, the time is 25-30s, no gas is introduced during vacuum annealing, the annealing temperature is 450-500 ℃, the power, the pressure and the duty ratio are all zero, the time duration is 50-100s, and NH is added to the film layer3The duration of annealing is 100-3The flow rate is 5000-.
When the SiON film layer is deposited in the third step, the pressure is 1500-2000mTorr, the power is 10000-12000W, the temperature is 450-500 ℃, the pulse switching ratio is 1:16, the volume ratio of the introduced SiH4/NH3/N2O is 1/1/2-2.5/1/5.0, the time is 10-15s, no gas is introduced during vacuum annealing, the annealing temperature is 450-500 ℃, the power, the pressure and the duty ratio are all zero, and the duration is 50-100 s; n is a radical of2The duration of O annealing is 25-50s, N2The O flow is 3500 < SP > plus </SP > -4500 < SP > sccm </SP >, the pressure is 1500 < SP > plus </SP > -2000mTorr </SP >, and the temperature isThe temperature is 450-500 ℃, the power is 10000-12000W, and the pulse on-off ratio is 1: 13-1: 16; NH (NH)3The duration of annealing is 100-3The flow rate is 5000-.
In the fourth step, when the first SiN film layer is deposited, the pressure is 1500-: 15-1: 17.5; when the second SiN film layer is deposited and the third SiN film layer is deposited, the pressure is 1500-2000mTorr, the temperature is 450-500 ℃, the power is 10000-12000W, and the pulse on-off ratio is 1: 15-1: 17.5.
the invention has the beneficial effects that: due to the characteristics of the SiON layer, a formula structure with high silicon-nitrogen ratio and high laughing gas flow is needed for preparing the back film of the double-sided battery, and under the formula structure, the thickness of the SiON film layer exceeds a certain critical value of 10-15nm, and the passivation level is greatly reduced. According to the method, step-by-step deposition and step-by-step annealing are adopted in a PECVD mode, and the time proportion relation between the step-by-step deposition and the step-by-step annealing is reasonably controlled, so that the thickness window of the SiON film layer can be widened, and the passivation level of the SiON film layer is greatly improved.
The SiON film layer is reasonably split and spliced with the annealing process, so that the internal defects of the SiON film layer when the SiON film layer is too thick can be reduced. Firstly, the vacuum annealing in the first step and the second step can fully eliminate the stress defect of the SiON dielectric film in the preparation process, and the NH3 annealing can further passivate the Si/SiON interface state, but the annealing time needs to be accurately controlled; the annealing in the third step is added with N2O annealing, which can further diffuse the ionized oxygen in N2O to the Si/SiON interface through pores, thereby reducing the interface state to the maximum extent; in the fifth step, vacuum annealing is performed for a short time after SiN, which is beneficial to realizing passivation of Si/SiON interface or body through hydrogen in the SiN dielectric film, but the annealing temperature needs to be controlled at 460 ℃ of 440 ℃, the Si-H bond is broken when the temperature is lower than 440 ℃, and the H overflow condition is aggravated when the temperature is higher than 460 ℃.
Detailed Description
Examples
A method for annealing, enhancing and back passivating a P-type crystalline silicon double-sided battery comprises the following steps:
first SiON film deposition + annealing. Depositing SiON film under the pressure of 1700mTorr, at 490 deg.c, at 12000W, with the pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 35 s; during annealing, firstly, performing vacuum annealing for 50s, wherein no gas is introduced during the vacuum annealing, the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then, NH3 was used for annealing at a time of 300s, wherein NH3 flow was 7000sccm, pressure was 1700mTorr, temperature was 490 ℃, power was 10000W, and pulse on/off ratio was 1: 13.
And depositing and annealing the SiON film for the second time. Depositing SiON film layer under the pressure of 1700mTorr, temperature of 490 deg.c, power of 12000W, pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 30 s; during annealing, firstly, performing vacuum annealing for 50s, wherein no gas is introduced during the vacuum annealing, the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then, NH3 was used for annealing with a time control of 200s, wherein the NH3 flow rate was 7000sccm, the pressure was 1700mTorr, the temperature was 490 ℃, the power was 10000W, and the pulse on/off ratio was 1: 13.
Third SiON film deposition + annealing. Depositing SiON film layer under the pressure of 1700mTorr, temperature of 490 deg.c, power of 12000W, pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 10 s; during annealing, firstly, vacuum annealing is carried out for 80s, no gas is introduced during the vacuum annealing, the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then N2O is used for annealing, the time is controlled to be 30s, wherein the flow rate of N2O is 4000sccm, the pressure is 1700mTorr, the temperature is 490 ℃, the power is 10000W, and the pulse on-off ratio is 1: 13; and finally, NH3 annealing is carried out, the time is controlled to be 100s, the NH3 flow is 7000sccm, the pressure is 1700mTorr, the temperature is 490 ℃, the power is 10000W, and the pulse on-off ratio is 1: 13.
The SiN film layer is a three-layer film, the pressure of the first SiN film layer close to the SiON film layer is 1700mTorr during deposition, the temperature is 490 ℃, the power is 12000W, and the pulse on-off ratio is 1: 17.5, the SiN film layer is SiH4/NH3=1/4, and the process time is 400 s; the second SiN film was deposited at a pressure of 1700mTorr, a temperature of 490 ℃, a power of 12000W, a pulse on/off ratio of 1: 17.5, SiH4/NH3=1/7 of the SiN film layer, the process time is 270s, the pressure is 1700mTorr when the third SiN film layer is deposited, the temperature is 490 ℃, the power is 12000W, and the pulse on-off ratio is 1: 17.5, the process time is 150s, and the SiN film layer is SiH4/NH3= 1/10.
And performing post-annealing on the SiN. And (3) vacuum annealing is used, the time length is 100s, no gas is introduced during the vacuum annealing, the annealing temperature is 450 ℃, and the power, the pressure and the duty ratio are all zero.
Comparative example 1
SiON film deposition + annealing. Depositing SiON film layer under the pressure of 1700mTorr, temperature of 490 deg.c, power of 12000W, pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 60 s; and NH3 annealing is carried out, wherein the annealing time is controlled to be 600s, the NH3 flow is 7000sccm, the pressure is 1700mTorr, the temperature is 490 ℃, the power is 10000W, and the pulse on-off ratio is 1: 13.
The SiN film layer is a three-layer film, the pressure of the first SiN film layer close to the SiON film layer is 1700mTorr during deposition, the temperature is 490 ℃, the power is 12000W, and the pulse on-off ratio is 1: 17.5, the SiN film layer is SiH4/NH3=1/4, and the process time is 400 s; the second SiN film was deposited at a pressure of 1700mTorr, a temperature of 490 ℃, a power of 12000W, a pulse on/off ratio of 1: 17.5, SiH4/NH3=1/7 of the SiN film layer, wherein the process time is 270s; the second SiN film was deposited at a pressure of 1700mTorr, a temperature of 490 ℃, a power of 12000W, a pulse on/off ratio of 1: 17.5, the process time is 150s, and the SiN film layer is SiH4/NH3= 1/10.
Comparative example 2:
SiON film deposition + annealing. Depositing SiON film layer under the pressure of 1700mTorr, temperature of 490 deg.C, power of 12000W, pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5, and time of 70s; and NH3 annealing is carried out, and the annealing time is controlled to be 600s, wherein the NH3 flow is 7000sccm, the pressure is 1700mTorr, the temperature is 490 ℃, the power is 10000W, and the pulse on-off ratio is 1: 13.
The SiN film layer is a three-layer film, the pressure of the first SiN film layer close to the SiON film layer is 1700mTorr during deposition, the temperature is 490 ℃, the power is 12000W, and the pulse on-off ratio is 1: 17.5, the process time is 400s, and the SiN film layer is SiH4/NH3= 1/4; the pressure during deposition of the second SiN film was 1700mTorr, the temperature was 490 ℃, the power was 12000W, the pulse on-off ratio was 1: 17.5, the process time is 270s, and the SiN film layer is SiH4/NH3= 1/7; the second SiN film was deposited at a pressure of 1700mTorr, a temperature of 490 ℃, a power of 12000W, a pulse on/off ratio of 1: 17.5, the SiN film layer SiH4/NH3=1/10, and the process time is 150 s.
Comparative example 3:
first SiON film deposition + annealing. Depositing SiON film under the pressure of 1700mTorr, at 490 deg.c, at 12000W, with the pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 35 s; when annealing, firstly, vacuum annealing is carried out for 50s, no gas is introduced during the vacuum annealing,
the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then, NH3 annealing was used, the time was controlled at 300s, where NH3 flow was 7000sccm, pressure was 1700mTorr, temperature was 490 ℃, power was 10000W, and pulse on/off ratio was 1: 13.
And depositing and annealing the SiON film for the second time. Depositing SiON film layer under the pressure of 1700mTorr, temperature of 490 deg.c, power of 12000W, pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 30 s; during annealing, firstly, vacuum annealing is carried out for 50s, no gas is introduced during the vacuum annealing, the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then, NH3 annealing was used, the time was controlled at 200s, where NH3 flow was 7000sccm, pressure was 1700mTorr, temperature was 490 ℃, power was 10000W, and pulse on/off ratio was 1: 13.
Third SiON film deposition + annealing. Depositing SiON film under the pressure of 1700mTorr, at 490 deg.c, at 12000W, with the pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 10 s; during annealing, firstly, vacuum annealing is carried out for 80s, no gas is introduced during the vacuum annealing, the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then N2O is used for annealing, the time is controlled to be 30s, wherein the flow rate of N2O is 4000sccm, the pressure is 1700mTorr, the temperature is 490 ℃, the power is 10000W, and the pulse on-off ratio is 1: 13; and finally, NH3 annealing is carried out, the time is controlled to be 100s, the NH3 flow is 7000sccm, the pressure is 1700mTorr, the temperature is 490 ℃, the power is 10000W, and the pulse on-off ratio is 1: 13.
The SiN film layer is a three-layer film, the pressure of the first SiN film layer close to the SiON film layer is 1700mTorr during deposition, the temperature is 490 ℃, the power is 12000W, and the pulse on-off ratio is 1: 17.5, the SiN film layer is SiH4/NH3=1/4.5, and the process time is 400 s; the second SiN film was deposited at a pressure of 1700mTorr, a temperature of 490 ℃, a power of 12000W, a pulse on/off ratio of 1: 17.5, SiH4/NH3=1/7 of the SiN film layer, the process time is 270s, the pressure is 1700mTorr when the second SiN film layer is deposited, the temperature is 490 ℃, the power is 12000W, and the pulse on-off ratio is 1: 17.5, the SiN film layer SiH4/NH3=1/10, and the process time is 150 s.
Comparative example 4
First SiON film deposition + annealing. Depositing SiON film layer under the pressure of 1700mTorr, temperature of 490 deg.C, power of 12000W, pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5, and time of 35 s; when annealing, firstly, vacuum annealing is carried out for 50s, no gas is introduced during the vacuum annealing,
the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then, NH3 annealing was used, the time was controlled at 300s, where NH3 flow was 7000sccm, pressure was 1700mTorr, temperature was 490 ℃, power was 10000W, and pulse on/off ratio was 1: 13.
And depositing and annealing the SiON film for the second time. Depositing SiON film under the pressure of 1700mTorr, at 490 deg.c, at 12000W, with the pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 30 s; during annealing, firstly, vacuum annealing is carried out for 50s, no gas is introduced during the vacuum annealing, the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then, NH3 was used for annealing with a time control of 200s, wherein the NH3 flow rate was 7000sccm, the pressure was 1700mTorr, the temperature was 490 ℃, the power was 10000W, and the pulse on/off ratio was 1: 13.
Third SiON film deposition + annealing. Depositing SiON film layer under the pressure of 1700mTorr, temperature of 490 deg.c, power of 12000W, pulse on-off ratio of 1:16, introducing SiH4/NH3/N2O =2.5/1/2.5 for 10 s; during annealing, firstly, vacuum annealing is carried out for 80s, no gas is introduced during the vacuum annealing, the annealing temperature is 490 ℃, and the power, the pressure and the duty ratio are all zero; then N2O is used for annealing, the time is controlled to be 30s, wherein the flow rate of N2O is 4000sccm, the pressure is 1700mTorr, the temperature is 490 ℃, the power is 10000W, and the pulse on-off ratio is 1: 13; and finally, NH3 annealing is carried out, the time is controlled to be 100s, the NH3 flow is 7000sccm, the pressure is 1700mTorr, the temperature is 490 ℃, the power is 10000W, and the pulse on-off ratio is 1: 13.
The SiN film layer is a three-layer film, the pressure of the first SiN film layer close to the SiON film layer is 1700mTorr during deposition, the temperature is 490 ℃, the power is 12000W, and the pulse on-off ratio is 1: 17.5, the SiN film layer is SiH4/NH3=1/5.5, and the process time is 400 s; the second SiN film was deposited at a pressure of 1700mTorr, a temperature of 490 ℃, a power of 12000W, a pulse on/off ratio of 1: 17.5, SiH4/NH3=1/7 of the SiN film, the process time is 270s, the pressure is 1700mTorr when the second SiN film is deposited, the temperature is 490 ℃, the power is 12000W, and the pulse on-off ratio is 1: 17.5, the SiN film layer SiH4/NH3=1/10, and the process time is 150 s.
And performing post-annealing on the SiN. And (3) vacuum annealing is used, the time length is 100s, no gas is introduced during the vacuum annealing, the annealing temperature is 450 ℃, and the power, the pressure and the duty ratio are all zero.
Table 1 shows the differences between the preparation methods of the examples and the comparative examples 1 to 4, and table 2 shows the comparison between the mass production efficiency of the corresponding examples and the comparative examples 1 to 4, and the specific data are as follows:
TABLE 1 difference in preparation methods between examples and comparative examples 1 to 4
Figure DEST_PATH_IMAGE001
TABLE 2 conversion efficiency differences between examples and comparative examples 1-4
Figure 440182DEST_PATH_IMAGE002
As seen from the data in the tables 1 and 2, the SiON dielectric film is deposited by adopting the three-step deposition and the three-step annealing in the patent of the invention, the problem that the conversion efficiency of single-step deposition is deteriorated along with the SiON film thickness is greatly solved, and meanwhile, the adjustment of the chemical composition ratio of SiN close to the SiON film layer and the post-annealing are superposed, so that the conversion efficiency is further improved.

Claims (5)

1. A method for annealing, enhancing and back passivating a P-type crystalline silicon double-sided battery is characterized by comprising the following steps: the method comprises the following steps
Step one, first SiON film layer deposition and first annealing are carried out, wherein the thickness of a first SiON film layer formed after the first SiON film layer deposition isAt 10-12nm, vacuum annealing and NH are adopted for annealing3Annealing, wherein the first total annealing time is 250-400s, and the ratio of the first total annealing time to the thickness of the first SiON film layer in seconds is 30-35 according to a nanometer value;
step two, depositing a second SiON film layer and annealing for the second time, wherein the thickness of the second SiON film layer formed after the second SiON film layer is deposited is 8-10nm, and the annealing adopts vacuum annealing and NH3Annealing, wherein the second total annealing time is 150-300s, and the second total annealing time is 30-35 in terms of nanometer value ratio to the thickness of the second SiON film layer;
step three, depositing the SiON film layer for the second time and annealing for the third time, wherein the thickness of the SiON film layer formed after depositing the SiON film layer for the third time is 3-5nm, and the annealing adopts vacuum annealing and N2O+NH3Annealing, wherein the third total annealing time is 200-300s, and the ratio of the third total annealing time to the third SiON film layer thickness in seconds is 60-80 according to the nanometer value; the total thickness of the three SiON film layers is 25-30 nm;
fourthly, a SiN film layer is deposited, the SiN film layer adopts three-layer deposition, and SiH is deposited during the deposition of the first SiN film layer4And NH3The ratio is 1/3.5-1/4.5, the deposition time is 350-4The ratio of the thickness of the SiN film to NH3 is 1/9.5-1/10.5, the deposition time is 100-200s, and the total thickness of the three SiN film layers is 60-70 nm;
step five, annealing for the fourth time, wherein the SiN film layer is subjected to vacuum annealing at the annealing temperature of 440-460 ℃ for 100-200 s.
2. The annealing-enhanced back passivation method for the P-type crystalline silicon double-sided battery as claimed in claim 1, wherein: when the SiON film layer is deposited in the first step, the pressure is 1500-2000mTorr, the power is 10000-12000W, the temperature is 450-500 ℃, the pulse on-off ratio is 1:16, the volume ratio of SiH4/NH3/N2O is 1/1/2.0-2.5/1/5.0, and the time is 30-35 s; no gas is introduced during vacuum annealing, the annealing temperature is 450-500 ℃, the power, the pressure and the duty ratio are all zero, the time length is 50-100s, NH3When annealing, NH3The flow rate is 5000-The force is 1500-2000mTorr, the temperature is 450-500 ℃, the power is 10000-12000W, the pulse on-off ratio is 1: 13-1: 16, and the time duration is 200-300 s.
3. The annealing-enhanced back passivation method for the P-type crystalline silicon double-sided battery as claimed in claim 1, wherein: when the SiON film layer is deposited in the second step, the pressure is 1500-2000mTorr, the power is 10000-12000W, the temperature is 450-500 ℃, the pulse on-off ratio is 1:16, the volume ratio of the introduced SiH4/NH3/N2O is 1/1/2-2.5/1/5.0, the time is 25-30s, no gas is introduced during vacuum annealing, the annealing temperature is 450-500 ℃, the power, the pressure and the duty ratio are all zero, the time duration is 50-100s, and NH is added to the film layer3The duration of annealing is 100-200s, NH3The flow rate is 5000-.
4. The annealing-enhanced back passivation method for the P-type crystalline silicon double-sided battery as claimed in claim 1, wherein: when the SiON film layer is deposited in the third step, the pressure is 1500-2000mTorr, the power is 10000-12000W, the temperature is 450-500 ℃, the pulse switching ratio is 1:16, the volume ratio of the introduced SiH4/NH3/N2O is 1/1/2-2.5/1/5.0, the time is 10-15s, no gas is introduced during vacuum annealing, the annealing temperature is 450-500 ℃, the power, the pressure and the duty ratio are all zero, and the duration is 50-100 s; n is a radical of2The duration of O annealing is 25-50s, N2The O flow is 3500-4500sccm, the pressure is 1500-2000mTorr, the temperature is 450-500 ℃, the power is 10000-12000W, and the pulse on-off ratio is 1: 13-1: 16; NH3The duration of annealing is 100-3The flow rate is 5000-.
5. The annealing-enhanced back passivation method for the P-type crystalline silicon double-sided battery as claimed in claim 1, wherein: in the fourth step, when the first SiN film layer is deposited, the pressure is 1500-2000mTorr, the temperature is 450-500 ℃, the power is 10000-12000W, and the pulse on-off ratio is 1: 15-1: 17.5; when the second SiN film layer is deposited and the third SiN film layer is deposited, the pressure is 1500-2000mTorr, the temperature is 450-500 ℃, the power is 10000-12000W, and the pulse on-off ratio is 1: 15-1: 17.5.
CN202210286211.0A 2022-03-23 2022-03-23 Annealing enhancement back passivation method for P-type crystalline silicon double-sided battery Active CN114765234B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210286211.0A CN114765234B (en) 2022-03-23 2022-03-23 Annealing enhancement back passivation method for P-type crystalline silicon double-sided battery

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210286211.0A CN114765234B (en) 2022-03-23 2022-03-23 Annealing enhancement back passivation method for P-type crystalline silicon double-sided battery

Publications (2)

Publication Number Publication Date
CN114765234A true CN114765234A (en) 2022-07-19
CN114765234B CN114765234B (en) 2024-04-02

Family

ID=82365232

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210286211.0A Active CN114765234B (en) 2022-03-23 2022-03-23 Annealing enhancement back passivation method for P-type crystalline silicon double-sided battery

Country Status (1)

Country Link
CN (1) CN114765234B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101416286A (en) * 2006-04-03 2009-04-22 应用材料股份有限公司 Silicon oxynitride gate dielectric formation using multiple annealing steps
CN102299185A (en) * 2010-06-24 2011-12-28 北京北方微电子基地设备工艺研究中心有限责任公司 Solar cell structure and preparation method thereof
WO2014179366A1 (en) * 2013-04-29 2014-11-06 Soiexel, Inc. Annealing for damage free laser processing for high efficiency solar cells
WO2017212077A2 (en) * 2017-02-13 2017-12-14 Evatec Ag Method for producing a substrate having a boron-doped surface
CN112382696A (en) * 2020-10-15 2021-02-19 山西潞安太阳能科技有限责任公司 Novel crystalline silicon SiON double-sided battery back passivation process
CN112687762A (en) * 2020-12-28 2021-04-20 无锡松煜科技有限公司 Solar cell surface passivation method
CN112768552A (en) * 2020-12-11 2021-05-07 宁波尤利卡太阳能股份有限公司 Preparation method of double-sided PERC battery
CN113097342A (en) * 2021-03-31 2021-07-09 通威太阳能(安徽)有限公司 Solar cell, AlOx film coating method thereof, cell back passivation structure and method
CN113793876A (en) * 2021-10-08 2021-12-14 平煤隆基新能源科技有限公司 High-efficiency solar cell laminated passivation film structure and preparation method thereof

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101416286A (en) * 2006-04-03 2009-04-22 应用材料股份有限公司 Silicon oxynitride gate dielectric formation using multiple annealing steps
CN102299185A (en) * 2010-06-24 2011-12-28 北京北方微电子基地设备工艺研究中心有限责任公司 Solar cell structure and preparation method thereof
WO2014179366A1 (en) * 2013-04-29 2014-11-06 Soiexel, Inc. Annealing for damage free laser processing for high efficiency solar cells
WO2017212077A2 (en) * 2017-02-13 2017-12-14 Evatec Ag Method for producing a substrate having a boron-doped surface
CN112382696A (en) * 2020-10-15 2021-02-19 山西潞安太阳能科技有限责任公司 Novel crystalline silicon SiON double-sided battery back passivation process
CN112768552A (en) * 2020-12-11 2021-05-07 宁波尤利卡太阳能股份有限公司 Preparation method of double-sided PERC battery
CN112687762A (en) * 2020-12-28 2021-04-20 无锡松煜科技有限公司 Solar cell surface passivation method
CN113097342A (en) * 2021-03-31 2021-07-09 通威太阳能(安徽)有限公司 Solar cell, AlOx film coating method thereof, cell back passivation structure and method
CN113793876A (en) * 2021-10-08 2021-12-14 平煤隆基新能源科技有限公司 High-efficiency solar cell laminated passivation film structure and preparation method thereof

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
柴花斗;杨晓辉;富笑男;李新建;: "沉积于硅纳米孔柱阵列上的铜纳米颗粒退火行为研究", 科学技术与工程, no. 17 *
贺强: "背面抛光及钝化多晶硅太阳能电池研究", 中国优秀硕士学位论文全文数据库 *
黎晓璇: "n型背结背接触太阳电池的产业化研究", 中国博士学位论文全文数据库, 16 August 2021 (2021-08-16) *

Also Published As

Publication number Publication date
CN114765234B (en) 2024-04-02

Similar Documents

Publication Publication Date Title
EP4027395A1 (en) Efficient back passivation crystalline silicon solar cell and manufacturing method therefor
CN102751337B (en) N-type crystal silicon solar batteries and preparation method thereof
CN101548395B (en) Method of manufacturing crystalline silicon solar cells with improved surface passivation
WO2023178918A1 (en) Low-cost contact-passivation all-back electrode solar cell and preparation method therefor
AU2022331906A1 (en) TOPCon cell, method for manufacturing the same, and electrical device
TWI463682B (en) Heterojunction solar cell having intrinsic amorphous silicon film
CN106992229A (en) A kind of PERC cell backsides passivation technology
CN111192935B (en) Back passivation structure of tubular PERC solar cell and preparation method thereof
CN109192813A (en) PERC cell backside passivation technology
CN112542521A (en) P-type back localized doped cell and preparation method thereof
CN114520276B (en) Passivation contact battery and preparation process thereof
CN113621946A (en) Laminated back film and preparation method thereof
CN115332366A (en) Back passivation contact heterojunction solar cell and preparation method thereof
CN117199186A (en) Manufacturing method of N-TOPCON battery
WO2023216652A1 (en) Bifacial solar cell and preparation method therefor
CN113921649A (en) Preparation method of silicon-based heterojunction solar cell
CN218160392U (en) Solar cell
CN110965044A (en) Dielectric passivation film for reducing electroattenuation of PERC (Positive-negative resistance) battery and preparation method thereof
CN114765234B (en) Annealing enhancement back passivation method for P-type crystalline silicon double-sided battery
CN106887483A (en) Silicon substrate heterojunction solar cell and preparation method thereof
CN115394863A (en) Solar cell and preparation method thereof
CN114843175A (en) N-type doped oxide microcrystalline silicon, heterojunction solar cell and preparation methods of N-type doped oxide microcrystalline silicon and heterojunction solar cell
CN114583016A (en) TOPCon battery and preparation method thereof
CN111883597A (en) Composite passivation film of PERC (Positive-negative resistance) battery, preparation method and PERC battery
CN211828778U (en) Compound passive film of PERC battery back

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant