CN1145552A - Single steady signal generating device - Google Patents
Single steady signal generating device Download PDFInfo
- Publication number
- CN1145552A CN1145552A CN 95116245 CN95116245A CN1145552A CN 1145552 A CN1145552 A CN 1145552A CN 95116245 CN95116245 CN 95116245 CN 95116245 A CN95116245 A CN 95116245A CN 1145552 A CN1145552 A CN 1145552A
- Authority
- CN
- China
- Prior art keywords
- output
- signal
- tool
- single steady
- trigger
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
A monostable signal generator is composed of a trigger to output monostable signal under the controls of triggering and clear signals, an oscillator to output a pulse series under the control of the first edge of monostable signal, a counter for counting number of pulses, and a comparator for comparing pulses number with preset value to selectively generate said clear signal to trigger.
Description
The relevant signal generation device of the present invention, You Zhiyi can produce one monostable (monostable) signal generation device of desired pulse width signal.
In field of electronic systems, for example in the monitor control system, often need the circuit that can produce certain pulse width signal, this certain pulse width signal is for other circuit utilizations.
The technology of knowing, be to adopt a resistance-capacitance (RC) circuit to cooperate a monostable multivibrator (monostable multivibrator), as IC numbering 74LS221 wafer, so that triggering signal when coming in, produces the signal of a desired pulse width at the monostable multivibrator output.The pulsewidth of signal is that the RC constant by the resistance-capacitance circuit is determined.But this kind analog form does not allow to be easy to realize in the digital integrated circuit that the mode that on the other hand, simulates (Analog) also is vulnerable to the interference of noise on the one hand.In addition, just known to the applicant, relevant technology still comprises United States Patent (USP) 4,598,412,4,994,687,5,059,812 and 5,422, and No. 585.
In view of this, in order to solve above-mentioned the problems of the prior art, the object of the present invention is to provide a kind of signal generation device, device produces the signal of a predetermined pulse width thus, that is a monostable (monostable) signal.
Single steady signal generating device of the present invention comprises:
One trigger (flip flop), its tool one output are for the described single steady signal of output, and this trigger in response to a triggering signal, starts one first edge variation of single steady signal, and, in response to a clear signal, one second edge variation of starting single steady signal;
One oscillating circuit, its tool one output is in response to first edge variation of single steady signal, for producing a train of impulses in its output;
One counter is counted the pulse number of this train of impulses;
One comparison circuit, it is the count value and a preset value of counter relatively, and selective property ground produces described clear signal to trigger.
Purpose of the present invention, feature and advantage will be elaborated in conjunction with the embodiments with reference to the accompanying drawings.
Brief Description Of Drawings:
Fig. 1 is the basic circuit block diagram of single steady signal generating device of the present invention.
As shown in Figure 1, the present invention comprises a trigger 11, an oscillating circuit 12, a counter 14 and a comparison circuit 13.
Trigger 11 in response to a triggering signal 111, starts one first edge variation of single steady signal 112 at output (Q).
Oscillating circuit 12 input single steady signals 112, and, produce a train of impulses (pulse train) 121 in response to described first edge variation.
The umber of pulse of 14 paired pulses series 121 of counter is counted.And when one first edge variation of single steady signal 112 took place, counter 14 promptly was reset (reset) and makes zero.
Comparison circuit 13 is made comparisons a preset value of counter 14 output valves and a register 16 outputs, produces a clear signal 131 when both are equal and removes to remove trigger 11.Briefly, in response to clear signal 131, trigger 11 starts one second edge variation of single steady signal 112.
The frequency values of the train of impulses 121 is determined by the time delay that element in the oscillating circuit 12 causes.After oscillating circuit 12 decisions, the pulse duration of single steady signal 112 (pulsewidth) is determined by the storage values in the register 16.Change the parameter value in the register 16, the pulsewidth of single steady signal 112 promptly changes on demand.
One embodiment of oscillating circuit 12 have one with non-(NAND) door 20,1 first inverter (INVERTER) 21 and one second inverter 22.
NAND gate 20 has one first input, one second input and an output.First input end receives single steady signal 112, the second inputs and then links with the output of oscillating circuit 12.
The output that first inverter 21 has an input and NAND gate 20 links, and tool one output.
The output that second inverter 22 has an input and first inverter 21 links, and tool one output constitutes the output of oscillating circuit 12.
Trigger 11 has a clock input (C) and receives described triggering signal 111, have a data terminal (D) and link with a reference voltage (+5), and one removes end input clear signal 131.Except D flip-flop can be used as trigger 11, the trigger of other patterns also can be used, as long as interlock circuit is revised around it, also attainable cost is invented the purpose desiring to reach.
Claims (3)
1, a single steady signal generating device comprises:
One trigger, its tool one output are for the described single steady signal of output, and this trigger in response to a triggering signal, starts one first edge variation of single steady signal, and, in response to a clear signal, one second edge variation of starting single steady signal;
One oscillating circuit, its tool one output is in response to first edge variation of single steady signal, for producing a train of impulses in its output;
One counter is counted the pulse number of this train of impulses;
One comparison circuit, it is the count value and a preset value of counter relatively, and selective property ground produces described clear signal to trigger.
2, device according to claim 1, wherein, described trigger has a clock input for receiving described triggering signal, and tool one data terminal and a reference voltage link, and tool one is removed termination and is received described clear signal.
3, device according to claim 1, wherein, described oscillating circuit comprises:
One NAND gate, tool one first input end, one second input and an output, first input end receives single steady signal, and the output of second input and oscillating circuit links;
One first inverter, the output of tool one input and NAND gate is connected, tool one output;
One second inverter, the output of tool one input and first inverter links, and tool one output constitutes the output of oscillating circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN95116245A CN1060603C (en) | 1995-09-14 | 1995-09-14 | Single steady signal generating device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN95116245A CN1060603C (en) | 1995-09-14 | 1995-09-14 | Single steady signal generating device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1145552A true CN1145552A (en) | 1997-03-19 |
| CN1060603C CN1060603C (en) | 2001-01-10 |
Family
ID=5080804
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN95116245A Expired - Fee Related CN1060603C (en) | 1995-09-14 | 1995-09-14 | Single steady signal generating device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1060603C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111600581A (en) * | 2020-05-14 | 2020-08-28 | 南京信息职业技术学院 | Digital control monostable trigger and control method thereof |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2030738U (en) * | 1988-04-26 | 1989-01-11 | 张明海 | Electronic counting relay |
| CN1018600B (en) * | 1988-10-12 | 1992-10-07 | 冶金工业部重庆钢铁设计研究院 | Pulse-duration modulation signal generator |
| CN1062694C (en) * | 1993-04-30 | 2001-02-28 | 东芝株式会社 | Pulse modulated circuit |
-
1995
- 1995-09-14 CN CN95116245A patent/CN1060603C/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111600581A (en) * | 2020-05-14 | 2020-08-28 | 南京信息职业技术学院 | Digital control monostable trigger and control method thereof |
| CN111600581B (en) * | 2020-05-14 | 2023-07-25 | 南京信息职业技术学院 | Digitally controlled monostable trigger and control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1060603C (en) | 2001-01-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4408333A (en) | Data acquisition circuit | |
| CN1183673C (en) | Feedback pulse generators | |
| US4344036A (en) | Skip count clock generator | |
| GB2190774A (en) | Digital time delay | |
| US4425514A (en) | Fixed pulse width, fast recovery one-shot pulse generator | |
| CN1060603C (en) | Single steady signal generating device | |
| US3979715A (en) | Method and system for achieving vibrator phase lock | |
| US4406014A (en) | Switched frequency divider | |
| US4224574A (en) | Digital frequency quadrupler | |
| US5506533A (en) | Apparatus for generating a monostable signal | |
| US5594894A (en) | Microcontroller with programmable postscaler for pulse width modulation interrupt | |
| EP0018686B1 (en) | Spectrum converter for analog signals | |
| US5487163A (en) | Fast synchronization of asynchronous signals with a synchronous system | |
| US5414307A (en) | Power reset circuit | |
| US4558457A (en) | Counter circuit having improved output response | |
| US5966421A (en) | Emulation of an m bit counter driven by a desired clock frequency given a central clock frequency | |
| US5712878A (en) | Digital FSK modulator | |
| US5053729A (en) | Pulse-width modulator | |
| RU2291560C1 (en) | Decoder of differential signal of rz code | |
| EP0246355A3 (en) | Error and calibration pulse generator | |
| CN2197772Y (en) | Digital pulse width controller | |
| KR100237163B1 (en) | Chattering generating circuit | |
| SU1629972A1 (en) | Pulse pack former with variable pulse repetition frequency | |
| SU1478367A1 (en) | Start-stop code combination generator | |
| CN2511048Y (en) | Frequency eliminating device capable of inputting pulse with phase deviation of 180 degree |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: BENQ ELECTRONS STOCK CO., LTD. Free format text: FORMER NAME OR ADDRESS: MINGHONG STOCK CO., LTD. Owner name: BENQ MOTOR CO., LTD. Free format text: FORMER NAME OR ADDRESS: BENQ ELECTRONS STOCK CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Patentee after: BENQ Corp. Patentee before: BenQ Corporation Patentee after: BenQ Corporation Patentee before: MINGQI COMPUTER Co.,Ltd. |
|
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |