CN114510445A - Access equipment identification method and device, computer equipment and storage medium - Google Patents

Access equipment identification method and device, computer equipment and storage medium Download PDF

Info

Publication number
CN114510445A
CN114510445A CN202210069257.7A CN202210069257A CN114510445A CN 114510445 A CN114510445 A CN 114510445A CN 202210069257 A CN202210069257 A CN 202210069257A CN 114510445 A CN114510445 A CN 114510445A
Authority
CN
China
Prior art keywords
port
slot
communication mode
bit width
access device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210069257.7A
Other languages
Chinese (zh)
Inventor
章友超
陈才
刘付东
杨有桂
李全达
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Phytium Technology Co Ltd
Original Assignee
Phytium Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Phytium Technology Co Ltd filed Critical Phytium Technology Co Ltd
Priority to CN202210069257.7A priority Critical patent/CN114510445A/en
Publication of CN114510445A publication Critical patent/CN114510445A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/25Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/25Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
    • G01R19/2503Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques for measuring voltage only, e.g. digital volt meters (DVM's)

Abstract

An identification method and device of access equipment, computer equipment and a storage medium relate to the field of computer hardware and solve the problem of low use flexibility of a turned slot. The identification method of the access equipment is applied to computer equipment, the computer equipment comprises a mainboard, a slot and a detection chip connected with the slot are arranged on the mainboard, the slot is used for inserting the access equipment, and the detection chip is used for detecting the bit width of the access equipment inserted into the slot, and the method comprises the following steps: determining the target bit width of the access equipment based on the detection chip under the condition that the access equipment is detected to be inserted into the slot; acquiring a target communication mode according to the target bit width, wherein the target communication mode is a communication mode adopted by data interaction between the computer equipment and the access equipment; and performing data interaction with the access equipment by adopting a target communication mode.

Description

Access equipment identification method and device, computer equipment and storage medium
Technical Field
The present application relates to the field of computer hardware, and in particular, to an access device identification method and apparatus, a computer device, and a storage medium.
Background
Today, manufacturers may offer various models of computer equipment for customer selection. One or more slots are arranged on a mainboard of the computer equipment, and each slot is used for accessing one access device.
In order to facilitate wiring of the slot on the motherboard of the computer device, the slot is usually configured to be turned over. However, the flipped slot can only identify an access device with one bit width type, which results in low flexibility of use of the flipped slot.
Disclosure of Invention
The application provides an identification method and device of access equipment, computer equipment and a storage medium, and solves the problem that a turned slot is low in use flexibility.
In order to achieve the purpose, the technical scheme is as follows:
in a first aspect, an embodiment of the present application provides an identification method for an access device, which is applied to a computer device, where the computer device includes a motherboard, the motherboard is provided with a slot, and a detection chip connected to the slot, the slot is used for inserting the access device, and the detection chip is used for detecting a bit width of the access device inserted into the slot, and the method includes: determining the target bit width of the access equipment based on the detection chip under the condition that the access equipment is detected to be inserted into the slot; acquiring a target communication mode according to the target bit width, wherein the target communication mode is a communication mode adopted by data interaction between the computer equipment and the access equipment; and performing data interaction with the access equipment by adopting a target communication mode.
Therefore, the target bit width of the access equipment inserted into the slot is identified through the detection chip arranged on the mainboard, so that the reversed slot can identify the access equipment with different bit width types, and the use flexibility of the reversed slot can be improved. Meanwhile, the identification of the turned slot to the access equipment with different bit width types is realized through the existing detection chip on the mainboard, no additional device is required to be added, and no additional program for identifying the access equipment is required to be developed and maintained, so that the implementation cost can be reduced.
In a possible implementation manner of the present application, the slot includes a first pin, the detection chip includes a first port, the first pin is connected to the first port, and based on the detection chip, determining a target bit width of the access device includes:
transmitting a first detection signal through a first port;
after the first detection signal is transmitted, detecting a first level state of the first port;
and determining the target bit width of the access equipment according to the mapping relation between the first level state and the bit width.
In a possible implementation manner of the present application, the slot further includes a second pin, the detection chip includes a second port, the second pin is connected to the second port, and the detection chip detects that the access device is inserted into the slot, including:
transmitting a second detection signal through a second port;
detecting a second level state of the second port after transmitting the second detection signal;
and under the condition that the second level state is in the preset state, determining that the access equipment is inserted into the slot.
In a possible implementation manner of the present application, the detecting chip includes a third port, and obtains a target communication mode according to a target bit width, including:
setting a third level state of a third port according to the target bit width;
and acquiring a target communication mode corresponding to the third level state according to the mapping relation between the prestored third level state and the communication mode.
In a possible implementation manner of the present application, a bus is further disposed on the motherboard, the slot and the detection chip are connected by the bus, and the method further includes:
carrying out parameter configuration on the bus according to the target communication mode;
adopting a target communication mode to perform data interaction with the access equipment, comprising the following steps:
and performing data interaction with the access equipment by adopting the bus after parameter configuration.
In a possible implementation manner of the present application, the detection chip includes any one of a complex programmable logic device, a field programmable gate array, and a single chip.
In a second aspect, an embodiment of the present application provides an identification apparatus for an access device, where the identification apparatus is located in a computer device, the computer device includes a motherboard, a slot is provided on the motherboard, and a detection chip connected to the slot, where the slot is used to insert the access device, and the detection chip is used to detect a bit width of the access device inserted into the slot, and the apparatus includes:
the determining module is used for determining the target bit width of the access equipment based on the detection chip under the condition that the access equipment is detected to be inserted into the slot;
the acquisition module is used for acquiring a target communication mode according to the target bit width, wherein the target communication mode is a communication mode adopted by data interaction between the computer equipment and the access equipment;
and the communication module is used for performing data interaction with the access equipment in a target communication mode.
In a possible implementation manner of the present application, the socket includes a first pin, the detection chip includes a first port, the first pin is connected to the first port, and the determination module is specifically configured to:
transmitting a first detection signal through a first port;
after the first detection signal is transmitted, detecting a first level state of the first port;
and determining the target bit width of the access equipment according to the mapping relation between the first level state and the bit width.
In a possible implementation manner of the present application, the slot further includes a second pin, the detection chip includes a second port, the second pin is connected to the second port, it is detected that the access device is inserted into the slot, and the determination module is specifically configured to:
transmitting a second detection signal through a second port;
detecting a second level state of the second port after transmitting the second detection signal;
and under the condition that the second level state is in the preset state, determining that the access equipment is inserted into the slot.
In a possible implementation manner of the present application, the detection chip includes a third port, and the obtaining module is specifically configured to:
setting a third level state of a third port according to the target bit width;
and acquiring a target communication mode corresponding to the third level state according to the mapping relation between the prestored third level state and the communication mode.
In a possible implementation manner of the present application, a bus is further disposed on the motherboard, the slot and the detection chip are connected via the bus, and the apparatus further includes a configuration module, where the configuration module is configured to:
carrying out parameter configuration on the bus according to the target communication mode;
the communication module is further configured to: and performing data interaction with the access equipment by adopting the bus after parameter configuration.
In a possible implementation manner of the present application, the detection chip includes any one of a complex programmable logic device, a field programmable gate array, and a single chip.
In a third aspect, an embodiment of the present application provides a computer device, where the computer device includes a memory and a processor, where the memory stores a computer program, and the computer program, when executed by the processor, implements the method for identifying an access device according to the first aspect of the embodiment of the present application.
In a fourth aspect, an embodiment of the present application provides a computer-readable storage medium, on which a computer program is stored, where the computer program, when executed by a processor, implements the identification method of the access device as provided in the first aspect of the embodiment of the present application.
In a fifth aspect, the present application provides a computer program product comprising computer instructions that, when run on interrupt handling means, cause the identifying means to perform the method of identifying an access device according to the first aspect and any possible implementation thereof.
For a detailed description of the second to fifth aspects and their various implementations in this application, reference may be made to the detailed description of the first aspect and its various implementations; moreover, the beneficial effects of the second aspect to the fifth aspect and the various implementation manners thereof may refer to the beneficial effect analysis of the first aspect and the various implementation manners thereof, and are not described herein again.
These and other aspects of the present application will be more readily apparent from the following description.
Drawings
Fig. 1 is a schematic structural diagram of an identification apparatus of an access device according to an embodiment of the present disclosure;
fig. 2 is a flowchart of an identification method of an access device according to an embodiment of the present application;
FIG. 3 is a schematic diagram of a port and a pin connection provided in an embodiment of the present application;
fig. 4 is a schematic structural diagram of an identification apparatus of an access device according to an embodiment of the present application.
Detailed Description
In this application, the words "exemplary" or "such as" are used to mean serving as an example, instance, or illustration. Any embodiment or design described herein as "exemplary" or "e.g.," is not necessarily to be construed as preferred or advantageous over other embodiments or designs. Rather, use of the word "exemplary" or "such as" is intended to present concepts related in a concrete fashion. In the description of the embodiments of the present application, "at least one" means one or more, and "a plurality" means two or more unless otherwise specified.
Today, manufacturers may offer various models of computer equipment for customer selection. One or more slots are arranged on a mainboard of the computer equipment, and each slot is used for accessing one access device.
Meanwhile, in order to facilitate the wiring of the slot on the motherboard of the computer device, the slot is usually subjected to equipment flipping, but the flipped slot can only identify one bit width type of access equipment, for example, X16 of the flipped slot type can only identify access equipment with a bit width of 16, and cannot identify access equipment with other bit width types, which results in lower flexibility of use of the flipped slot.
In the prior art, if a flipped X16 slot needs to be accessed to a device with another bit width, such as an X8 bit wide device, a version of Basic Input/Output System (BIOS) needs to be regenerated, and this method needs to redevelop and maintain a set of control program, so the implementation cost is high.
In order to solve the above technical problem, embodiments of the present application provide an apparatus identification method and apparatus, where a target bit width of an access apparatus inserted into a slot is identified by a detection chip, a target communication mode is obtained according to the target bit width, and data interaction is performed between the access apparatus and the target communication mode, so that the flipped slot can identify access apparatuses of different bit width types, and further, the usage flexibility of the flipped slot can be improved. Meanwhile, the identification of the turned slot to the access equipment with different bit width types is realized through the existing detection chip on the mainboard, no additional device is required to be added, no additional development and maintenance of an identification program for carrying out the access equipment are required, and the realization cost can be further reduced.
The execution main body of the identification method of the access equipment provided by the embodiment of the application is an identification device of the access equipment. The identification device may be a computer device, or may be a chip on a motherboard in the computer device.
In some embodiments, the computer device may be a terminal device, a server, a cloud computing platform, or the like that includes an identification apparatus for accessing a device. The terminal device may be a mobile phone (mobile phone), a tablet computer, a notebook computer, a palm computer, a computer, or the like.
The identification means of the access device may comprise the elements comprised by the identification means of the access device shown in fig. 1. The hardware structure of the computer device will be described below by taking the identification apparatus of the access device shown in fig. 1 as an example.
As shown in fig. 1, the computer device may include: processor 11, memory 12, motherboard 13, bus 14. The processor 11, the memory 12, and the motherboard 13 may be connected by a bus 14. The main board 13 may include: a slot 15 provided on the main board 13, and a detection chip 16 connected to the slot 15. The socket 15 and the detection chip 16 may be connected by a bus 14. The slot 15 is used for inserting the access device 17, and the slot 15 is shown as being inserted into the access device 17 in fig. 1 as an example.
The processor 11 is a control center of the identification device of the access device, and may be a general processing unit (CPU), a microprocessor, an application-specific integrated circuit (ASIC), or one or more integrated circuits for controlling the execution of the program according to the present application.
The memory 12 may be, but is not limited to, a read-only memory (ROM) or other type of static storage device that may store static information and instructions, a Random Access Memory (RAM) or other type of dynamic storage device that may store information and instructions, an electrically erasable programmable read-only memory (EEPROM), a magnetic disk storage medium or other magnetic storage device, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer.
In a possible implementation, the memory 12 may be present separately from the processor 11, and the memory 12 may be connected to the processor 11 via a bus 14 for storing instructions or program code. The processor 11, when calling and executing the instructions or program codes stored in the memory 12, can implement the method for identifying an access device provided in the following embodiments of the present application.
In another possible implementation, the memory 12 may also be integrated with the processor 11.
The main board 13, which may be a rectangular circuit board, has mounted thereon the main circuitry that constitutes the computer, including the detection chip 16 and the socket 15.
And a slot 15, namely an expansion slot and an expansion slot, on the mainboard 13, for fixing the expansion card and connecting the expansion card to the bus 14. An expansion slot is a method to add or enhance features and functions to a computer. For example, the performance of the motherboard integrated with the graphics card is not satisfactory, and a separate graphics card can be added to enhance the display performance; the sound quality of the on-board sound card is not satisfactory, a separate sound card may be added to enhance sound effects, etc.
The detection chip 16 may be a Complex Programmable Logic Device (CPLD), a Field Programmable Gate Array (FPGA), or a single chip. The detection chip 16 is mainly used for detecting the bit width of the access device 17 inserted into the slot 15.
The bus 14 may be an Industry Standard Architecture (ISA) bus, a Peripheral Component Interconnect (PCI) bus, an extended EISA (EISA) bus, a PCI (peripheral component interconnect) bus, or a PCIE) bus. The bus may be divided into an address bus, a data bus, a control bus, etc.
For example, in this embodiment of the application, the computer device may obtain a target communication mode according to the bit width of the access device 17 determined by the detection chip 16, and perform parameter configuration on the bus 14 according to the target communication mode. The processor 11 of the computer device may interact with the access device 17 via the configured bus 14.
The access device 17 may be configured as required, and may be a video card, a network card, a sound card, a modem, or the like. Wherein, the access device 17 may be a device with different bit width types.
It is noted that the structure shown in fig. 1 does not constitute a limitation of the identification means of the access device, which may comprise more or less components than those shown in fig. 1, or a combination of certain components, or a different arrangement of components, in addition to those shown in fig. 1.
Based on the introduction of the hardware architecture of the host, an embodiment of the present application provides an identification method for an access device, and the following describes the identification method for an access device provided in the embodiment of the present application with reference to the accompanying drawings.
As shown in fig. 2, the identification method of the access device may include the following steps 201 to 203.
201. And under the condition that the computer equipment detects that the access equipment is inserted into the slot, determining the target bit width of the access equipment based on the detection chip.
Optionally, the slot is a reverse-configured PCIE (peripheral component interconnect express) slot, and the type of the slot may be X16.
In a specific implementation, after the computer device is started, whether the access device is inserted into the slot may be detected, and if the access device is inserted into the slot, the bit width of the access device may be determined by detecting the chip.
202. And the computer equipment acquires a target communication mode according to the target bit width.
The target communication mode is a communication mode adopted by data interaction between the computer equipment and the access equipment.
It should be noted that, according to the usage characteristics of the slot set in the flip, the access devices with different bit widths correspond to different communication modes, so that the target communication mode of the access device can be determined and acquired according to the bit width of the access device.
203. And the computer equipment adopts a target communication mode to perform data interaction with the access equipment.
In a specific implementation, the computer device may obtain the target communication mode of the access device according to the bit width of the access device, so as to implement data interaction between the computer device and the access device.
According to the method for identifying the access device, the target bit width of the access device inserted into the slot is identified through the detection chip, the target communication mode is obtained according to the target bit width, and data interaction is performed between the target communication mode and the access device, so that the inverted slot can identify the access device with more than one bit width type, and the use flexibility of the inverted slot can be improved. Meanwhile, the identification of the turned slot to the access equipment with different bit width types is realized through the existing detection chip on the mainboard, no additional device is required to be added, and no additional program for identifying the access equipment is required to be developed and maintained, so that the implementation cost can be reduced.
Optionally, in this embodiment of the application, as shown in fig. 3, the socket may include a first pin, and the detection chip may include a first port, where the first pin is connected to the first port. The computer device in step 201 determines the target bit width of the access device based on the detection chip, and the specific process is as follows: the computer equipment transmits a first detection signal to the slot through the first port, can detect a first level state of the first port after transmitting the first detection signal, and determines a target bit width of the access equipment according to a mapping relation between a pre-stored first level state and the bit width.
It is understood that the first PIN may be the PIN #81 PIN of the socket. The first port may be a first preset port of a General-purpose input/output (GPIO) of the detection chip.
In an actual implementation process, after the computer device is started, the detection chip may periodically transmit a first detection signal to the slot by using the first port. When an access device of a different bit width type is inserted into the slot, a change in the state of the level of the first detection signal is caused. Therefore, after the detection chip transmits the first detection signal, the first level state of the first port can be detected in real time, and the target bit width of the access device is determined according to the mapping relation between the first level state and the bit width.
Specifically, the first level state may be a high level or a low level, and different level states correspond to different bit widths.
For example, when the first level state is a low level, the detection chip may determine that the target bit width of the access device inserted into the slot is X16. When the first level state is a high level, the detection chip may determine that the target bit width of the access device inserted into the slot is a preset bit width other than X16, for example, the preset bit width may be X8. Of course, the mapping relationship between the first level state and the bit width is not limited to the above example. The first level state of the low level may correspond to a bit width of X8, and the first level state of the high level may correspond to a bit width of X16.
Optionally, in this embodiment of the application, as shown in fig. 3, the socket may further include a second pin, and the detection chip may include a second port. And the second pin is connected with the second port. The specific process of detecting that the chip is inserted into the slot in step 201 includes: the detection chip transmits a second detection signal through the second port, detects a second level state of the second port after the detection chip transmits the second detection signal, and determines that the access device is inserted into the slot under the condition that the second level state is in a preset state.
It is understood that the second PIN may be a PIN #17 PIN of the socket, and the second port may be a second preset port of the GPIO port of the detection chip.
In an actual implementation process, the detection chip may transmit a second detection signal to the slot by using the second port, and detect the level state of the second port after transmitting the second detection signal to obtain a second level state. And then judging whether the second level state is in a preset state, if the level state of the second port is in the preset state, determining that the access equipment is inserted into the slot, and if the level state of the second port is not in the preset state, indicating that the access equipment is not inserted into the slot.
For example, the preset state may be a high level or a low level, and the second level state may be a high level or a low level. If the preset state is a low level, the detection chip may determine that the access device is inserted into the slot when determining that the second level state is a low level. The detection chip may determine that no access device is inserted into the slot when it is determined that the second level state is the high level. Of course, the relationship between the preset state and whether the access device is inserted into the slot is not limited to the above example. When the preset state is the high level, the detection chip may determine that the access device is inserted into the slot when the second level state is determined to be the high level. And when the detection chip determines that the second level state is low level, determining that no access equipment is inserted into the slot. The embodiment of the application does not limit the relationship between the preset state and whether the access device is inserted into the slot, and the preset state and the relationship can be configured in advance according to actual requirements.
Optionally, in this embodiment, as shown in fig. 3, the detection chip may further include a third port. The specific process of the computer device obtaining the target communication mode according to the target bit width in step 202 includes: and the detection chip sets a third level state of the third port according to the target bit width. Therefore, the processor can acquire the target communication mode corresponding to the third level state according to the mapping relation between the prestored third level state and the communication mode.
The third port may be a third preset port of the GPIO port of the detection chip. The level state of the third port includes a high level and a low level, and the communication mode may include an X16 mode and an X8 mode.
In an actual implementation process, the detection chip may determine a target bit width of the access device according to the level state of the first port, and then may set the level state of the third port according to the level state of the first port. For example, if the level state of the first port is low, the level state of the third port is set to low. And if the level state of the first port is high level, setting the level state of the third port to be high level. The processor may then obtain a target communication mode corresponding to the third level state according to a mapping relationship between the third level state and the communication mode, so as to select a target communication mode suitable for communication for the access device inserted into the slot.
Optionally, in this embodiment of the application, a bus is further disposed on the motherboard, and the slot and the detection chip are connected through the bus. The method for identifying the access device provided by the embodiment of the application may further include: and the computer equipment performs parameter configuration on the bus according to the target communication mode.
In this case, the computer device in step 203 adopts the target communication mode, and the specific implementation manner of performing data interaction with the access device is that the computer device adopts a bus after parameter configuration to perform data interaction with the access device.
Optionally, in this embodiment, specifically, the processor may set the usage number of the bus according to the target communication mode. For example, if the target bit width of the access device is X16, the processor may determine that the target communication mode is X16 and configure the number of bus uses to be 16. That is, if the target bit width of the access device is X16, the processor performs data interaction with the access device using 16 lines in the bus. If the target bit width of the access device is X8, the processor may determine that the target communication mode is X8. In this case, the processor may use 8 lines in the bus for data interaction with the access device.
The scheme provided by the embodiment of the application is mainly introduced from the perspective of a method. To implement the above functions, it includes hardware structures and/or software modules for performing the respective functions. Those of skill in the art would readily appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as hardware or combinations of hardware and computer software. Whether a function is performed as hardware or computer software drives hardware depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
As shown in fig. 4, a schematic structural diagram of an identification apparatus 40 of an access device provided in the embodiment of the present application is provided, where the apparatus 40 is configured to execute the identification method of the access device shown in fig. 2. The identification means 40 of the access device may comprise a determination module 41, an acquisition module 42, a communication module 43 and a configuration module 44.
A determining module 41, configured to determine, based on the detection chip, a target bit width of the access device when it is detected that the access device is inserted into the slot;
an obtaining module 42, configured to obtain a target communication mode according to a target bit width, where the target communication mode is a communication mode used for data interaction between the computer device and the access device;
and the communication module 43 is configured to perform data interaction with the access device in a target communication mode.
As a possible implementation manner, the socket includes a first pin, the detection chip includes a first port, the first pin is connected to the first port, and the determining module 41 is specifically configured to:
transmitting a first detection signal through a first port;
after the first detection signal is transmitted, detecting a first level state of the first port;
and determining the target bit width of the access equipment according to the mapping relation between the first level state and the bit width.
As a possible implementation manner, the slot further includes a second pin, the detection chip includes a second port, the second pin is connected to the second port, and when it is detected that the access device is inserted into the slot, the determining module 41 is specifically configured to:
transmitting a second detection signal through a second port;
after the second detection signal is transmitted, detecting a second level state of the second port;
and under the condition that the second level state is in the preset state, determining that the access equipment is inserted into the slot.
As a possible implementation manner, the detection chip includes a third port, and the obtaining module 42 is specifically configured to:
setting a third level state of a third port according to the target bit width;
and acquiring a target communication mode corresponding to the third level state according to the mapping relation between the prestored third level state and the communication mode.
As a possible implementation manner, a bus is further disposed on the motherboard, the slot and the detection chip are connected by the bus, and the configuration module 44 is configured to:
carrying out parameter configuration on the bus according to the target communication mode;
the communication module 43 is further configured to: and carrying out data interaction with the access equipment by adopting the bus after parameter configuration.
As a possible implementation manner, the detection chip includes any one of a complex programmable logic device, a field programmable gate array, and a single chip.
Of course, the identification device 40 of the access device provided in the embodiment of the present application includes, but is not limited to, the above modules.
Another embodiment of the present application further provides a computer-readable storage medium, where a computer instruction is stored in the computer-readable storage medium, and when the computer instruction runs on the interrupt processing apparatus, the identification apparatus of the access device executes each step executed by the identification method of the access device in the method flow shown in the foregoing method embodiment.
Another embodiment of the present application further provides a chip system, where the chip system is applied to an identification apparatus of an access device. The chip system includes one or more interface circuits, and one or more processors. The interface circuit and the processor are interconnected by a line. The interface circuit is configured to receive signals from a memory of the interrupt processing device and to send signals to the processor, the signals including computer instructions stored in the memory. When the processor executes the computer instructions, the identifying means of the access device performs the steps performed by the identifying means of the access device in the method flow illustrated in the above-described method embodiment.
In another embodiment of the present application, a computer program product is further provided, where the computer program product includes computer instructions, which, when run on an identification apparatus of an access device, cause the identification apparatus of the access device to perform the steps performed by the identification method of the access device in the method flow shown in the foregoing method embodiment.
In the above embodiments, the implementation may be wholly or partially realized by software, hardware, firmware, or any combination thereof. When implemented using a software program, may be implemented in whole or in part in the form of a computer program product. The computer program product includes one or more computer instructions. The processes or functions according to the embodiments of the present application are generated in whole or in part when the computer-executable instructions are loaded and executed on a computer. The computer may be a general purpose computer, a special purpose computer, a network of computers, or other programmable device. The computer instructions may be stored on a computer readable storage medium or transmitted from one computer readable storage medium to another computer readable storage medium, for example, the computer instructions may be transmitted from one website, computer, server, or data center to another website, computer, server, or data center via wire (e.g., coaxial cable, fiber optic, Digital Subscriber Line (DSL)) or wireless (e.g., infrared, wireless, microwave, etc.). Computer-readable storage media can be any available media that can be accessed by a computer or can comprise one or more data storage devices, such as servers, data centers, and the like, that can be integrated with the media. The usable medium may be a magnetic medium (e.g., floppy disk, hard disk, magnetic tape), an optical medium (e.g., DVD), or a semiconductor medium (e.g., Solid State Disk (SSD)), among others.
The above are only specific embodiments of the present application. Those skilled in the art can conceive of changes or substitutions based on the specific embodiments provided in the present application, and all such changes or substitutions are intended to be included within the scope of the present application.

Claims (14)

1. An identification method of an access device is applied to a computer device, and is characterized in that the computer device includes a motherboard, a slot is arranged on the motherboard, and a detection chip connected with the slot, the slot is used for inserting the access device, and the detection chip is used for detecting a bit width of the access device inserted into the slot, and includes:
under the condition that the access equipment is detected to be inserted into the slot, determining the target bit width of the access equipment based on the detection chip;
acquiring a target communication mode according to the target bit width, wherein the target communication mode is a communication mode adopted by data interaction between the computer equipment and the access equipment;
and performing data interaction with the access equipment by adopting the target communication mode.
2. The method of claim 1, wherein the socket comprises a first pin, wherein the detection chip comprises a first port, wherein the first pin is connected to the first port, and wherein determining the target bit width of the access device based on the detection chip comprises:
transmitting a first detection signal through the first port;
after transmitting a first detection signal, detecting a first level state of the first port;
and determining the target bit width of the access equipment according to the mapping relation between the first level state and the bit width.
3. The method of claim 1 or 2, wherein the socket further comprises a second pin, wherein the detection chip comprises a second port, wherein the second pin is connected to the second port, and wherein the detecting that the access device is inserted into the socket comprises:
transmitting a second detection signal through the second port;
after transmitting a second detection signal, detecting a second level state of the second port;
and determining that the access equipment is inserted into the slot under the condition that the second level state is in a preset state.
4. The method according to claim 1 or 2, wherein the detecting chip includes a third port, and the obtaining a target communication mode according to the target bit width includes:
setting a third level state of the third port according to the target bit width;
and acquiring a target communication mode corresponding to the third level state according to the mapping relation between the third level state and the communication mode.
5. The method of claim 4, wherein a bus is further disposed on the motherboard, and the socket and the detection chip are connected via the bus, and the method further comprises:
performing parameter configuration on the bus according to the target communication mode;
the data interaction with the access device in the target communication mode includes:
and carrying out data interaction with the access equipment by adopting the bus after parameter configuration.
6. The method according to claim 1 or 2, wherein the detection chip comprises any one of a complex programmable logic device, a field programmable gate array and a single chip microcomputer.
7. An identification device of an access device, located in a computer device, wherein the computer device includes a motherboard, the motherboard is provided with a slot, and a detection chip connected to the slot, the slot is used for inserting the access device, the detection chip is used for detecting a bit width of the access device inserted into the slot, the device includes:
a determining module, configured to determine, based on the detection chip, a target bit width of the access device when it is detected that the access device is inserted into the slot;
an obtaining module, configured to obtain a target communication mode according to the target bit width, where the target communication mode is a communication mode used for data interaction between the computer device and the access device;
and the communication module is used for performing data interaction with the access equipment by adopting the target communication mode.
8. The apparatus of claim 7, wherein the socket includes a first pin, the detection chip includes a first port, the first pin is connected to the first port, and the determining module is specifically configured to:
transmitting a first detection signal through the first port;
after transmitting a first detection signal, detecting a first level state of the first port;
and determining the target bit width of the access equipment according to the mapping relation between the first level state and the bit width.
9. The apparatus according to claim 7 or 8, wherein the socket further includes a second pin, the detection chip includes a second port, the second pin is connected to the second port, the detection module is configured to detect that the access device is inserted into the socket, and the determination module is specifically configured to:
transmitting a second detection signal through the second port;
after transmitting a second detection signal, detecting a second level state of the second port;
and determining that the access equipment is inserted into the slot under the condition that the second level state is in a preset state.
10. The apparatus according to claim 7 or 8, wherein the detection chip comprises a third port, and the obtaining module is specifically configured to:
setting a third level state of the third port according to the target bit width;
and acquiring a target communication mode corresponding to the third level state according to the mapping relation between the third level state and the communication mode.
11. The apparatus according to claim 10, wherein a bus is further disposed on the motherboard, and the socket and the detection chip are connected via the bus, and the apparatus further comprises a configuration module, the configuration module is configured to:
performing parameter configuration on the bus according to the target communication mode;
the communication module is further configured to: and performing data interaction with the access equipment by adopting the bus after parameter configuration.
12. The apparatus of claim 7 or 8, wherein the detection chip comprises any one of a complex programmable logic device, a field programmable gate array and a single chip microcomputer.
13. A computer arrangement, characterized in that it comprises a memory and a processor, the memory storing a computer program which, when executed by the processor, implements the identification method of an access device according to any one of claims 1 to 6.
14. A computer-readable storage medium, characterized in that the computer-readable storage medium stores a computer program which, when executed by a processor, implements the identification method of an access device according to any one of claims 1 to 6.
CN202210069257.7A 2022-01-20 2022-01-20 Access equipment identification method and device, computer equipment and storage medium Pending CN114510445A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210069257.7A CN114510445A (en) 2022-01-20 2022-01-20 Access equipment identification method and device, computer equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210069257.7A CN114510445A (en) 2022-01-20 2022-01-20 Access equipment identification method and device, computer equipment and storage medium

Publications (1)

Publication Number Publication Date
CN114510445A true CN114510445A (en) 2022-05-17

Family

ID=81550076

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210069257.7A Pending CN114510445A (en) 2022-01-20 2022-01-20 Access equipment identification method and device, computer equipment and storage medium

Country Status (1)

Country Link
CN (1) CN114510445A (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1987839A (en) * 2005-12-20 2007-06-27 英业达股份有限公司 Automatic configurating system for PCI-E bus
CN104133533A (en) * 2014-08-06 2014-11-05 浪潮(北京)电子信息产业有限公司 Expansion board card system for supporting full-length PCIE
CN204180098U (en) * 2014-11-04 2015-02-25 北京立华莱康平台科技有限公司 A kind of system of Based PC I-E bus automatic switchover bandwidth and network interface card
US20170083057A1 (en) * 2015-09-21 2017-03-23 Ciena Corporation VARIABLE WIDTH PCIe INTERFACE
CN109324991A (en) * 2018-09-21 2019-02-12 郑州云海信息技术有限公司 A kind of hot plug device of PCIE device, method, medium and system
CN212906086U (en) * 2020-09-23 2021-04-06 同方计算机有限公司 PCIE and SATA switching device and computer mainboard
CN213582152U (en) * 2020-10-27 2021-06-29 厦门联达兴技术有限公司 PCIE signal bit width automatic switching device of desktop and server system
CN113849045A (en) * 2021-08-25 2021-12-28 苏州浪潮智能科技有限公司 Backplate and computer equipment

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1987839A (en) * 2005-12-20 2007-06-27 英业达股份有限公司 Automatic configurating system for PCI-E bus
CN104133533A (en) * 2014-08-06 2014-11-05 浪潮(北京)电子信息产业有限公司 Expansion board card system for supporting full-length PCIE
CN204180098U (en) * 2014-11-04 2015-02-25 北京立华莱康平台科技有限公司 A kind of system of Based PC I-E bus automatic switchover bandwidth and network interface card
US20170083057A1 (en) * 2015-09-21 2017-03-23 Ciena Corporation VARIABLE WIDTH PCIe INTERFACE
CN109324991A (en) * 2018-09-21 2019-02-12 郑州云海信息技术有限公司 A kind of hot plug device of PCIE device, method, medium and system
CN212906086U (en) * 2020-09-23 2021-04-06 同方计算机有限公司 PCIE and SATA switching device and computer mainboard
CN213582152U (en) * 2020-10-27 2021-06-29 厦门联达兴技术有限公司 PCIE signal bit width automatic switching device of desktop and server system
CN113849045A (en) * 2021-08-25 2021-12-28 苏州浪潮智能科技有限公司 Backplate and computer equipment

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
鲁长宏 等: "《AVR单片机与传感器基础》", 31 August 2019, 北京理工大学出版社 *

Similar Documents

Publication Publication Date Title
CN107423169B (en) Method and system for testing high speed peripheral device interconnection equipment
US20130227356A1 (en) Apparatus and method for handling rebooting of mobile terminal
CN104021060A (en) BMC serial port debugging system and method
US10474612B1 (en) Lane reversal detection and bifurcation system
US10762029B2 (en) Electronic apparatus and detection method using the same
CN111949457A (en) Server fault chip detection method and device
CN111693294A (en) Vehicle detection method and device, terminal equipment and storage medium
CN110209605B (en) Register read-write method of PCIE bus network card and computing equipment
US10067894B1 (en) Cable-based configuration
US7725806B2 (en) Method and infrastructure for recognition of the resources of a defective hardware unit
CN114510445A (en) Access equipment identification method and device, computer equipment and storage medium
CN111475356A (en) System startup test information display method and related device
CN115422091B (en) Firmware debugging method and device, electronic equipment and storage medium
CN116701267A (en) Performance test method and interface conversion device of PCIE interface of main board
CN116450046A (en) Cloud disk implementation method and device, intelligent network card, server and storage medium
CN114579499A (en) Control method, device, equipment and storage medium of processor communication interface
CN115878327A (en) Bus reservation method, device, server, electronic equipment and storage medium
CN114996069A (en) Mainboard test method, device and medium
CN114489851B (en) Memory chip starting method and device, computer equipment and storage medium
CN114579198B (en) Memory chip starting method and device, computer equipment and storage medium
CN107274589B (en) Access method and system of financial self-service terminal hardware equipment and terminal equipment
CN114461471A (en) Method, device and medium for judging PCIE link training process state
CN108008854B (en) Method, device and terminal equipment for avoiding antenna carrier interference
CN220473935U (en) PCIE (peripheral component interface express) expansion system supporting identification detection
CN114489852B (en) Memory chip starting method and device, computer equipment and storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20220517