CN114419996B - Display panel - Google Patents

Display panel Download PDF

Info

Publication number
CN114419996B
CN114419996B CN202210072223.3A CN202210072223A CN114419996B CN 114419996 B CN114419996 B CN 114419996B CN 202210072223 A CN202210072223 A CN 202210072223A CN 114419996 B CN114419996 B CN 114419996B
Authority
CN
China
Prior art keywords
fan
output terminal
display panel
electrically connected
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210072223.3A
Other languages
Chinese (zh)
Other versions
CN114419996A (en
Inventor
许作远
戴荣磊
龚强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to CN202210072223.3A priority Critical patent/CN114419996B/en
Publication of CN114419996A publication Critical patent/CN114419996A/en
Application granted granted Critical
Publication of CN114419996B publication Critical patent/CN114419996B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

The invention provides a display panel, which comprises a driving chip and fan-out wires, wherein the fan-out wires at least comprise a first fan-out wire set and a second fan-out wire set, the driving chip at least comprises a first output terminal set and a second output terminal set, and the second fan-out wire set is electrically connected with corresponding output terminals in the second output terminal set from the second side edge of an adjacent driving chip; the first fan-out wiring group spans across the second fan-out wiring group along the extending direction of the first side edge of the driving chip, and is electrically connected with a corresponding output terminal in the first output terminal group from the first side edge. According to the invention, the first fan-out wiring groups are added on the left side and the right side of the driving chip, and the overline design is adopted, so that the space in the second direction, which is pointed to the fan-out area, of the display area is not required to be additionally occupied, and the wiring space in the second direction can be further compressed due to the reduction of the fan-out wiring arrangement in the middle area of the driving chip, so that the narrow frame design of the display panel is realized.

Description

Display panel
Technical Field
The invention relates to the technical field of display, in particular to a display panel.
Background
With the technical development of full-screen displays, the screen occupation ratio of the display screen is continuously improved at present, and the lower frame of the display is also smaller and smaller.
There are various manners of implementing a narrow bezel in the prior art, and fig. 1 is one of many manners of implementing a narrow bezel for a display panel in the prior art. In the display panel 100 'shown in fig. 1, the fan-out area 104' is provided with a plurality of fan-out wires 107', the driving chip 105' includes a plurality of output terminals 106', and the signal wires of the display area 101' are electrically connected to the output terminals 106 'through the fan-out wires 107'. The fan-out wires 107' located at the left and right sides of the driving chip 105' are electrically connected with the corresponding output terminals 106' through the left and right sides of the driving chip 105', so that the wiring space of the fan-out wires 107' in the direction of the display area 101' pointing to the fan-out area 104' can be reduced, and a narrow frame is realized. However, due to the limitation of the size of the driving chip 105 'and the width of the left and right sides, more fan-out wires 107' cannot be electrically connected to the output terminals 106 'via the left and right sides of the driving chip 105', so that a larger fan-out area 104 'is still required between the display area 101' and the bonding area 103 'to arrange a large number of fan-out wires 107', resulting in a larger lower frame of the display panel.
Therefore, the prior art has defects and needs to be solved urgently.
Disclosure of Invention
The invention provides a display panel, which can solve the technical problems that the lower frame of the display panel in the prior art is large and is not beneficial to realizing narrow frame design.
In order to solve the problems, the technical scheme provided by the invention is as follows:
the embodiment of the invention provides a display panel, which comprises a display area and a non-display area surrounding the display area, wherein the non-display area comprises a binding area and a fan-out area connected with the binding area and the display area;
the binding area is provided with a driving chip, the driving chip comprises a first side edge close to the display area and two second side edges connected with the first side edge, the driving chip comprises a plurality of output terminals, and the plurality of output terminals are divided into a first output terminal group and a second output terminal group;
the fan-out area is provided with a plurality of fan-out wires, each fan-out wire extends from the fan-out area to the binding area, the fan-out wires are divided into a first fan-out wire group and a second fan-out wire group, and the first fan-out wire group is positioned at one side, far away from the second side edge, of the second fan-out wire group;
the second fan-out wiring group is electrically connected with the corresponding output terminal in the second output terminal group from the adjacent second side edge; the first fan-out wiring group spans the second fan-out wiring group along a first direction, and is electrically connected with the corresponding output terminal in the first output terminal group from the first side edge, wherein the first direction is the extending direction of the first side edge.
Optionally, in some embodiments of the present invention, a plurality of the output terminals are arranged one-dimensionally along the first direction, and each of the fan-out wirings is electrically connected to one of the output terminals; in the first direction, the arrangement sequence of each fan-out wire is the same as the arrangement sequence of the output terminals correspondingly connected.
Optionally, in some embodiments of the present invention, each of the fan-out wires in the first fan-out wire set includes a first fan-out section and a second fan-out section connected, where the first fan-out section and the second fan-out section are located in different layers, each of the first fan-out sections is electrically connected to the display area, and each of the second fan-out sections is electrically connected to a corresponding one of the output terminals in the first output terminal set;
each second fan-out section spans the second fan-out wire set along the first direction and is electrically connected with the corresponding output terminal in the first output terminal set from the first side edge.
Optionally, in some embodiments of the present invention, a plurality of the first fan-out sections are arranged along the first direction, and one end of the second fan-out sections, which is not connected to the first fan-out sections, is arranged along the first direction; in the first direction, the arrangement sequence of each first fan-out section is the same as the arrangement sequence of one end, which is not connected with the first fan-out section, of the corresponding connected second fan-out section.
Optionally, in some embodiments of the present invention, each of the fan-out wires in the second fanout wire set includes a third fan-out section and a fourth fan-out section connected to each other, the third fan-out section being located at the same layer as the first fan-out section, the fourth fan-out section being located at the same layer as the second fan-out section, each of the third fan-out sections being electrically connected to the display area, each of the fourth fan-out sections being electrically connected to a corresponding one of the output terminals in the second output terminal set;
each of the fourth fan-out sections is electrically connected with the corresponding output terminal in the second output terminal group from the adjacent second side edge.
Optionally, in some embodiments of the present invention, a plurality of the third fan-out sections are arranged along the first direction, and ends of the fourth fan-out sections, which are not connected to the third fan-out sections, are arranged along the first direction; in the first direction, the arrangement sequence of each third fan-out section is the same as the arrangement sequence of one end, which is not connected with the third fan-out section, of the fourth fan-out section which is connected correspondingly.
Optionally, in some embodiments of the present invention, a plurality of the first fan-out sections are located at a side of the plurality of the third fan-out sections away from the output terminal, and a plurality of the second fan-out sections are located at a side of the plurality of the fourth fan-out sections close to the display area.
Optionally, in some embodiments of the present invention, the plurality of output terminals further includes a third output terminal group, and the plurality of fan-out wires further includes a third fan-out wire group; each fan-out wire of the third fan-out wire set is electrically connected with a corresponding output terminal of the third output terminal set.
Optionally, in some embodiments of the present invention, the third output terminal set is disposed on a side of the first output terminal set away from the adjacent second side, and the second output terminal set is disposed between the first output terminal set and the third output terminal set.
Optionally, in some embodiments of the present invention, the display panel further includes a test pad, and the test pad includes a first segment and a second segment, where the first segment is located in the fan-out area and corresponds to a position of the first fan-out wire group and the second fan-out wire group, and the second segment is located in the binding area and corresponds to a side of the third output terminal group away from the display area.
The beneficial effects of the invention are as follows: according to the display panel provided by the invention, the first fan-out wiring groups are added on the left side and the right side of the driving chip, and the cross-line design mode is combined, so that the first fan-out wiring groups cross the second fan-out wiring groups along the extending direction of the first side of the driving chip and are electrically connected with the corresponding output terminals in the first output terminal groups from the first side, therefore, the first fan-out wiring groups do not need to occupy the space of the display area in the second direction pointing to the fan-out area additionally, and due to the design, part of fan-out wirings originally arranged between the driving chip and the display area are moved to the left side and the right side of the driving chip to be arranged, the wiring space of the fan-out wirings in the second direction can be further compressed, and the binding area of the display panel can be integrally moved upwards, so that the narrow frame design of the display panel is realized.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed in the description of the embodiments will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic plan view of a conventional display panel;
FIG. 2 is a simplified schematic diagram of a display panel according to an embodiment of the present invention;
fig. 3 is a schematic plan view of a display panel according to an embodiment of the present invention;
FIG. 4 is a schematic cross-sectional structure of a display area of the display panel of FIG. 3;
FIG. 5 is a schematic cross-sectional structure of a non-display area of the display panel of FIG. 3;
fig. 6 is a schematic partial structure of a non-display area of a display panel according to an embodiment of the invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to fall within the scope of the invention. Furthermore, it should be understood that the detailed description is presented herein for purposes of illustration and description only, and is not intended to limit the invention. In the present invention, unless otherwise indicated, terms of orientation such as "upper" and "lower" are used to generally refer to the upper and lower positions of the device in actual use or operation, and specifically the orientation of the drawing figures; while "inner" and "outer" are for the outline of the device.
Referring to fig. 2 and 3, fig. 2 is a schematic plan view of a simplified structure of a display panel according to an embodiment of the invention, and fig. 3 is a schematic plan view of a display panel according to an embodiment of the invention.
It should be noted that, for convenience of illustration, the representation of solid line+dashed line is adopted for different fan-out sections of the same fan-out trace in fig. 3 and 6 in the embodiment of the present invention. It will be appreciated that the solid and dashed segments of the same fan-out trace in the figures are provided only to better distinguish between different fan-out segments, and have no difference in electrical characteristics.
An embodiment of the present invention provides a display panel 100, where the display panel 100 includes a substrate 1, where the substrate 1 includes a display area 101 and a non-display area 102 surrounding the display area 101, where the non-display area 102 includes a binding area 103 and a fan-out area 104 connecting the binding area 103 and the display area 101, and the fan-out area 104 is located between the display area 101 and the binding area 103.
The binding area 103 is provided with a driving chip 105, and the driving chip 105 includes a first side 1051 adjacent to the display area 101 and two second sides 1052 connected to the first side 1051, where the two second sides 1052 are disposed opposite to each other. The driving chip 105 includes a plurality of output terminals 106, and the plurality of output terminals 106 are divided into a first output terminal group 10 and a second output terminal group 12.
The fan-out area 104 is provided with a plurality of fan-out wires 107, each fan-out wire 107 extends from the fan-out area 104 to the binding area 103, the fan-out wires 107 are divided into a first fan-out wire set 11 and a second fan-out wire set 13, and the first fan-out wire set 11 is located at one side of the second fan-out wire set 13 away from the second side 1052.
Optionally, the driving chip 105 is rectangular in shape, the first side 1051 and the second side 1052 are perpendicular to each other, and the two second sides 1052 are parallel to each other.
In order to achieve the design of the narrow frame, in this embodiment, the second fan-out wire set 13 is disposed on two opposite sides of the driving chip 105, and the first fan-out wire set 11 is additionally disposed on a side of the second fan-out wire set 13 away from the second side 1052, where each fan-out wire 107 in the second fan-out wire set 13 is electrically connected to the corresponding output terminal 106 in the second output terminal set 12 from the adjacent second side 1052; each fan-out trace 107 in the first fan-out trace group 11 spans the second fan-out trace group 13 along a first direction, and is electrically connected to the corresponding output terminal 106 in the first output terminal group 10 from the first side 1051, where the first direction is an extension direction of the first side 1051. By adopting the design, part of the fan-out wires 107 originally distributed between the driving chip 105 and the display area 101 can be moved to the left side and the right side of the driving chip 105 for distribution, and the design of the first fan-out wire group 11 not only does not additionally occupy the space in the second direction of the display area 101 pointing to the fan-out area 104, but also greatly reduces the number of the fan-out wires 107 between the driving chip 105 and the display area 101, so that the wiring space of the fan-out wires 107 in the second direction can be further compressed, and the binding area 103 of the display panel 100 can be integrally moved upwards, thereby realizing the narrow frame design of the display panel.
In view of this, the above object is achieved by using the plurality of fan-out wires 107 in the first fan-out wire set 11 in an overline manner according to an embodiment of the present invention, and a specific scheme will be described below.
Each fan-out wire 107 in the first fan-out wire set 11 includes a first fan-out section 1071 and a second fan-out section 1072 connected to each other, the display area 101 includes a plurality of signal lines 110, each first fan-out section 1071 is electrically connected to one of the signal lines 110 in the display area 101, and each second fan-out section 1072 is electrically connected to a corresponding output terminal 106 in the first output terminal set 10. That is, the display area 101 is electrically connected to the first fan-out 1071, and then electrically connected to the output terminals 106 in the first output terminal set 10 through the second fan-out 1072.
The first fan-out section 1071 and the second fan-out section 1072 are located at different layers, the first fan-out section 1071 and the second fan-out line group 13 may be located at the same layer, each second fan-out section 1072 spans the second fan-out line group 13 along the first direction, and the corresponding output terminals 106 in the first output terminal group 10 are electrically connected from the first side 1051. To ensure that even if the second fan-out 1072 and the second fan-out routing group 13 overlap in a plane direction perpendicular to the display panel, the second fan-out 1072 and the second fan-out routing group 13 do not come into contact, thereby avoiding a short circuit between the second fan-out 1072 and the fan-out routing 107 in the second fan-out routing group 13.
In order to more clearly illustrate the structure of the fan-out traces 107 in the first fan-out trace group 11, the structure of the display panel 100 according to the embodiment of the present invention will be described with reference to fig. 4, and fig. 4 is a schematic cross-sectional structure of the display area 101 of the display panel 100 according to the embodiment of the present invention.
It should be noted that, in the embodiment of the present invention, the display panel 100 may be a bottom-gate display panel or a top-gate display panel, which is not limited to this. For clarity of description, the embodiment of the present invention will be described by taking the display panel 100 as a bottom gate display panel as an example.
Specifically, the display panel 100 includes a substrate 1 and a thin film transistor array layer, the thin film transistor array layer is disposed on the substrate 1, and the thin film transistor array layer includes a plurality of thin film transistors distributed in an array and a plurality of signal wires. The substrate 1 may be made of any suitable insulating material having flexibility and may be transparent, translucent or opaque.
The thin film transistor array layer includes a first metal layer 2, a gate insulating layer 3, a semiconductor layer 4, and a second metal layer 5. Specifically, the first metal layer 2 is located on the substrate 1, and the first metal layer 2 includes a gate electrode 21, scanning signal traces (not shown in the figure), and the like. The gate insulating layer 3 is located on the first metal layer 2, and the gate insulating layer 3 covers the substrate 1 and the gate electrode 21. The semiconductor layer 4 is located on the gate insulating layer 3, and the material of the semiconductor layer 4 may be low-temperature polysilicon or amorphous silicon. The second metal layer 5 is located on the semiconductor layer 4, the second metal layer 5 covers the gate insulating layer 3 and the semiconductor layer 4, and the second metal layer 5 includes a source electrode 51, a drain electrode 52, and a data signal trace (not shown).
Specifically, the materials of the first metal layer 2 and the second metal layer 5 may be the same or different. The material of the first metal layer 2 may be a single layer or a plurality of layers including gold (Au), silver (Ag), copper (Cu), nickel (5 i), platinum (Pt), palladium (Pd), aluminum (Al), molybdenum (Mo), or chromium (Cr), or an alloy such as aluminum (Al): neodymium (5 d) alloy, molybdenum (Mo): tungsten (W) alloy; the second metal layer 5 may be a single layer or a plurality of layers including gold (Au), silver (Ag), copper (Cu), nickel (5 i), platinum (Pt), palladium (Pd), aluminum (Al), molybdenum (Mo), or chromium (Cr), or an alloy such as aluminum (Al): neodymium (5 d) alloy, molybdenum (Mo): tungsten (W) alloy.
As an embodiment, referring to fig. 5, fig. 5 is a schematic cross-sectional structure of a non-display area of the display panel in fig. 3.
Specifically, the first fan-out section 1071 is located on the substrate 1, the second fan-out section 1072 is located on a side, away from the substrate 1, of the first fan-out section 1071, that is, the first fan-out section 1071 is disposed in the same layer as the first metal layer 2, and the second fan-out section 1072 is disposed in the same layer as the second metal layer 5. Alternatively, in other embodiments, the second fan-out 1072 is located on the substrate 1, the first fan-out 1071 is located on a side of the second fan-out 1072 away from the substrate 1, that is, the first fan-out 1071 is disposed in the same layer as the second metal layer 5, and the second fan-out 1072 is disposed in the same layer as the first metal layer 2.
Further, an insulating layer 31 is further disposed between the first fan-out section 1071 and the second fan-out section 1072, so as to prevent short circuit between the first fan-out section 1071 and the second fan-out section 1072, and the first fan-out section 1071 and the second fan-out section 1072 are electrically connected through a connection hole 32 formed in the insulating layer 31. The insulating layer 31 and the gate insulating layer 3 are arranged on the same layer, and the insulating layer 31 and the gate insulating layer 3 are prepared by the same process.
It is to be understood that, in the embodiment of the present invention, the remaining fan-out wires 107 (i.e., the third fan-out wire group hereinafter) other than the first fan-out wire group 11 and the second fan-out wire group 13 need to be arranged between the bonding area 103 and the display area 101, and the wiring of the remaining fan-out wires 107 itself needs to occupy a certain space, where the wiring width occupied by the portions of the plurality of second fan-out sections 1072 located between the bonding area 103 and the display area 101 in the second direction is smaller than or equal to the wiring width occupied by the remaining fan-out wires 107 in the second direction. Also, since the length of each of the first fan-out sections 1071 in the second direction of the embodiment of the present invention falls within the length range of the second fan-out wire set 13 in the second direction. Therefore, the binding area 103 in the embodiment of the present invention can move up as a whole, and only the wiring width required by the remaining fan-out wires 107 itself is required to be left between the binding area 103 and the display area 101, thereby realizing a narrow frame design.
As shown in fig. 1, in the prior art, when wiring is performed on both sides of the driving chip 105', the fan-out wires 107' located on the outer side need to be electrically connected to the output terminals 106' located on the inner side, and the fan-out wires 107' located on the inner side need to be electrically connected to the output terminals 106' located on the outer side, so that each fan-out wire 107' cannot be electrically connected to the corresponding output terminal 106', which results in disorder of signal transmission and poor display. In addition, the general driving chip is purchased from other manufacturers, and the structure and specification of the driving chip are already designed, and if the driving chip is customized and adapted to the design of the fan-out wiring, higher cost is often required. Therefore, how to design a circuit design that can achieve a narrow frame design and also can be adapted to a conventional driving chip is important.
In view of this, the embodiment of the present invention further needs to adopt a line-changing and jumper connection manner to achieve the above objective by using a plurality of fan-out wires 107 in the second fan-out wire set 13, which is specifically described below.
It should be noted that, the driving chip 105 adopted in the embodiment of the present invention is a conventional driving chip, that is, the plurality of output terminals 106 of the driving chip 105 are arranged in one dimension along the first direction.
The structural design of the plurality of fan-out wires 107 of the second fan-out wire set 13 is similar to the design of the first fan-out wire set 11, and can be shown in fig. 4 and 5. Specifically, each fan-out trace 107 in the second fan-out trace group 13 includes a third fan-out section 1073 and a fourth fan-out section 1074 that are connected, the third fan-out section 1073 and the first fan-out section 1071 are located at the same layer, the fourth fan-out section 1074 and the second fan-out section 1072 are located at the same layer, each third fan-out section 1073 is electrically connected with one signal line 110 in the display area 101, and each fourth fan-out section 1074 is electrically connected with a corresponding output terminal 106 in the second output terminal group 12. That is, the display area 101 is electrically connected to the third fan-out 1073, and then electrically connected to the output terminals 106 in the second output terminal set 12 through the fourth fan-out 1074. Wherein each of the fourth fan-out sections 1074 electrically connects the corresponding one of the output terminals 106 in the second set of output terminals 12 from the adjacent second side 1052.
It can be appreciated that, compared to the prior art in which the respective portions of each fan-out wire 107 'located at two sides of the driving chip 105' are located at the same film layer, in the embodiment of the present invention, each fan-out wire 107 in the first fan-out wire group 11 and the second fan-out wire group 13 is in a wire-changing and wire-jumping manner, so that each fan-out wire 107 in the present invention can be electrically connected to the corresponding output terminal 106, that is, in the first direction, the arrangement sequence of each fan-out wire 107 is the same as the arrangement sequence of the corresponding connected output terminal 106, thereby avoiding the display defect caused by the disorder of signal transmission due to the inconsistent sequence of the two fan-out wires.
Referring to fig. 6, fig. 6 is a schematic partial structure of a non-display area of a display panel according to an embodiment of the invention. Specifically, the first and second fanout wiring groups 11 and 13 in fig. 6 each include a plurality of the fanout wirings 107, and the first and second output terminal groups 10 and 12 each include a plurality of the output terminals 106. It should be noted that, for convenience of description, the embodiment of the present invention is described by taking the example that the first fanout wire set 11 and the second fanout wire set 13 each include 3 fanout wires 107, and the first output terminal set 10 and the second output terminal set 12 each include 3 output terminals 106, but the present invention should not be limited thereto.
The plurality of output terminals 106 of the driving chip 105 are one-dimensionally arranged along the first direction, the first output terminal group 10 is disposed close to the second side 1052, and the second output terminal group 12 is disposed on a side of the first output terminal group 10 away from the adjacent second side 1052.
In the first fanout routing group 11, a plurality of the first fanout sections 1071 are arranged along the first direction, and one end of the second fanout sections 1072, which is not connected to the first fanout sections 1071, is arranged along the first direction. In the first direction, the arrangement order of each first fan-out 1071 is the same as the arrangement order of the ends of the corresponding connected second fan-out 1072 not connected to the first fan-out 1071.
Specifically, the first fan-out section 1071 of the 1 st fan-out trace, the first fan-out section 1071 of the 2 nd fan-out trace, and the first fan-out section 1071 of the 3 rd fan-out trace are sequentially arranged along the first direction. One end of the second fan-out section 1072 of the 1 st fan-out wire, which is not connected to the first fan-out section 1071, one end of the second fan-out section 1072 of the 2 nd fan-out wire, which is not connected to the first fan-out section 1071, and one end of the second fan-out section 1072 of the 3 rd fan-out wire, which is not connected to the first fan-out section 1071, are sequentially arranged along the first direction. The first fan-out section 1071 of the 1 st fan-out wire spans a plurality of the third fan-out sections 1073 and the 1 st output terminal through the second fan-out section 1072 of the 1 st fan-out wire, the first fan-out section 1071 of the 2 nd fan-out wire spans a plurality of the third fan-out sections 1073 and the 2 nd output terminal through the second fan-out section 1072 of the 2 nd fan-out wire, and the first fan-out section 1071 of the 3 rd fan-out wire spans a plurality of the third fan-out sections 1073 and the 3 rd output terminal through the second fan-out section 1072 of the 3 rd fan-out wire.
In the second fanout routing group 13, a plurality of the third fanout sections 1073 are arranged along the first direction, and one end of the fourth fanout sections 1074, which is not connected to the third fanout sections 1073, is arranged along the first direction. In the first direction, the arrangement order of each third fan-out 1073 is the same as the arrangement order of the ends of the fourth fan-out 1074 connected thereto, which are not connected to the third fan-out 1073.
Specifically, the third fanout 1073 of the 4 th fanout trace, the third fanout 1073 of the 5 th fanout trace, and the third fanout 1073 of the 6 th fanout trace are sequentially arranged along the first direction. One end of the fourth fan-out section 1074 of the 4 th fan-out line, which is not connected to the third fan-out section 1073, one end of the fourth fan-out section 1074 of the 5 th fan-out line, which is not connected to the third fan-out section 1073, and one end of the fourth fan-out section 1074 of the 6 th fan-out line, which is not connected to the third fan-out section 1073, are sequentially arranged along the first direction. The third fan-out section 1073 of the 4 th fan-out trace is electrically connected with the 4 th output terminal through the fourth fan-out section 1074 of the 4 th fan-out trace, the third fan-out section 1073 of the 5 th fan-out trace is electrically connected with the 5 th output terminal through the fourth fan-out section 1074 of the 5 th fan-out trace, and the third fan-out section 1073 of the 6 th fan-out trace is electrically connected with the 6 th output terminal through the fourth fan-out section 1074 of the 6 th fan-out trace.
The first fan-out sections 1071 are located at a side of the third fan-out sections 1073 away from the output terminal 106, and the second fan-out sections 1072 are located at a side of the fourth fan-out sections 1074 close to the display area 101.
It is understood that the line shape of the second fan-out 1072 may be similar to the line shape of the fourth fan-out 1074 in other embodiments, and is not limited herein.
The embodiment of the invention adopts a wire-changing jumper design, and on the premise of avoiding short circuit among the fan-out wires 107, each fan-out wire 107 can be connected with one output terminal 106 with a corresponding serial number, so that poor display caused by disorder signal transmission due to inconsistent sequence of the fan-out wires 107 can be avoided.
Further, in the first fanout line set 11, the 1 st fanout line located at the outermost side is electrically connected to the 1 st output terminal closest to the second side 1052, the 3 rd fanout line located at the innermost side is electrically connected to the 3 rd output terminal farthest from the second side 1052 in the first output terminal set 10, so that the lengths from the 1 st fanout line to the 3 rd fanout line are equivalent, and the impedance of the fanout line is in positive correlation with the lengths thereof, so that the impedance of the plurality of fanout lines 107 of the first fanout line set 11 is equivalent. Similarly, the lengths of the 4 th fan-out wire to the 6 th fan-out wire are equivalent, so the impedance of the fan-out wires 107 of the second fan-out wire set 13 is equivalent. Therefore, impedance uniformity can be realized, and uniformity of signal transmission is improved.
It will be appreciated that the length, width, material, etc. of the fan-out wire 107 may be designed to achieve the effect of having the same impedance as the fan-out wire 107 without affecting the width of the lower frame of the display panel, which is not limited herein.
With continued reference to fig. 6, the plurality of output terminals 106 further includes a third output terminal set 14, and the plurality of fan-out traces 107 further includes a third fan-out trace set 15. Each of the fan-out traces 107 of the third fan-out trace group 15 is electrically connected to a corresponding one of the output terminals 106 of the third output terminal group 14. A plurality of fan-out traces 107 of the third fan-out trace group 15 are consistent with the design of fan-out traces in the prior art and are provided as single-layer traces.
The third fanout wire set 15 is the remaining fanout wires except the first fanout wire set 11 and the second fanout wire set 13 in the fan-out wires 107. The third output terminal set 14 is disposed on a side of the first output terminal set 10 away from the adjacent second side 1052, and the second output terminal set 12 is disposed between the first output terminal set 10 and the third output terminal set 14.
Further, referring to fig. 3 and 6, the driving chip 105 further includes a third side 1053 away from the display area 101, the third side 1053 is opposite to the first side 1051, and the third side 1053 is connected to two of the second sides 1052. The driving chip 105 further includes a plurality of input terminals 108 for transmitting external signals to the output terminals 106, and the plurality of input terminals 108 are arranged along the extending direction of the third side 1053.
Further, the display panel 100 further includes a test pad disposed on the substrate 1, for performing image detection on the display panel.
Specifically, before the integrated circuit chip is bound to the display panel 100, a data signal and a clock signal may be sent to the display area 101 of the display panel 100 through the test pad, so as to implement image detection on the display panel 100, and whether the display panel 100 has a display abnormality or not may be judged through the image detection, if the display abnormality exists, the cause of the display abnormality may be timely found, the abnormality may be handled before the binding, the binding may be performed after the display is normal, so as to ensure that the display function of the display panel 100 after the binding is completed is normal, which is favorable for improving the production yield of the display panel 100, and if the detection is performed after the binding, the workload of reworking processing is large when the display abnormality occurs, and the production yield of the display panel 100 may be greatly reduced.
In order to adapt to the wire-changing jumper design adopted by the fan-out wire 107 in the embodiment of the present invention, the test pad in the embodiment of the present invention also adopts a segment design.
Specifically, the test pad includes a first segment 1091 and a second segment 1092, the first segment 1091 is located in the fan-out area 104 and corresponds to the first fanout wire set 11 and the second fanout wire set 13, and the second segment 1092 is located in the binding area 103 and corresponds to a side of the third output terminal set 14 away from the display area 101. Compared with the prior art, the invention can further reduce the lower frame of the display panel 100 by arranging part of the test pads outside the bonding area 103, so that more space is left in the area of the substrate corresponding to the driving chip 105 to arrange the fan-out wires 107.
Specifically, the first segment 1091 is disposed corresponding to the first fan-out segment 1071 and the third fan-out segment 1073, and the front projection of the first segment 1091 on the substrate 1 overlaps with the front projections of the first fan-out segment 1071 and the third fan-out segment 1073 on the substrate 1. The first segment 1091 includes a plurality of test pads (not shown in the figure), and a plurality of the test pads are electrically connected to the fan-out traces 107 in the first fan-out trace group 11 and the second fan-out trace group 13 in a one-to-one correspondence. Before the driving chip 105 is bound, the first segment 1091 is configured to provide test signals to the fan-out traces 107 in the first fan-out trace group 11 and the second fan-out trace group 13 to detect a frame.
The second segment 1092 includes a plurality of test pads (not shown in the figure), and the orthographic projection of the second segment 1092 on the substrate 1 does not overlap with the orthographic projections of the output terminals 106 and the input terminals 108 on the substrate 1, and the orthographic projection of the second segment 1092 on the substrate 1 is located on a side of the orthographic projection of the third output terminal group 14 on the substrate 1 away from the display area 101. The fan-out wires 107 in the third fan-out wire set 15 are electrically connected to the plurality of output terminals 106 of the third output terminal set 14, and then are electrically connected to the plurality of test pads in the second section 1092, where the second section 1092 is configured to provide test signals to the fan-out wires 107 in the third fan-out wire set 15 to detect a frame before the integrated circuit chip is bound.
In one embodiment, the first section 1091 and the second section 1092 are electrically connected by a connection trace.
The display panel provided by the embodiment of the invention can be applied to any product or component with a display function, such as a mobile phone, a tablet personal computer, a television, a display, a notebook computer, a digital photo frame, a navigator and the like.
According to the display panel provided by the invention, the first fan-out wiring groups are added on the left side and the right side of the driving chip, and the first fan-out wiring groups do not need to occupy the space of the display area in the second direction pointing to the fan-out area additionally by combining the design mode of the overline. In addition, the invention adopts a line changing and jumper connection mode, so that each outgoing line can be electrically connected with the corresponding output terminal, thereby avoiding poor display caused by signal transmission disorder due to inconsistent sequence of the outgoing lines and the outgoing lines.
The foregoing has outlined rather broadly the more detailed description of embodiments of the invention, wherein the principles and embodiments of the invention are explained in detail using specific examples, the above examples being provided solely to facilitate the understanding of the method and core concepts of the invention; meanwhile, as those skilled in the art will have variations in the specific embodiments and application scope in light of the ideas of the present invention, the present description should not be construed as limiting the present invention.

Claims (10)

1. A display panel comprising a display area and a non-display area surrounding the display area, the non-display area comprising a binding area and a fan-out area connecting the binding area and the display area;
the binding area is provided with a driving chip, the driving chip comprises a first side edge close to the display area and two second side edges connected with the first side edge, the driving chip comprises a plurality of output terminals, and the plurality of output terminals are divided into a first output terminal group and a second output terminal group;
the fan-out area is provided with a plurality of fan-out wires, each fan-out wire extends from the fan-out area to the binding area, the fan-out wires are divided into a first fan-out wire group and a second fan-out wire group, and the first fan-out wire group is positioned at one side, far away from the second side edge, of the second fan-out wire group;
the second fan-out wiring group is electrically connected with the corresponding output terminal in the second output terminal group from the adjacent second side edge; the first fan-out wiring group spans the second fan-out wiring group along a first direction and is electrically connected with the corresponding output terminals in the first output terminal group from the first side edge, the first direction is the extending direction of the first side edge, and a plurality of output terminals of the driving chip are one-dimensionally arranged along the first direction.
2. The display panel of claim 1, wherein a plurality of the output terminals are one-dimensionally arranged along the first direction, each of the fan-out traces being electrically connected to one of the output terminals; in the first direction, the arrangement sequence of each fan-out wire is the same as the arrangement sequence of the output terminals correspondingly connected.
3. The display panel of claim 1, wherein each of the fan-out traces in the first set of fan-out traces comprises first and second fan-out segments that meet, the first and second fan-out segments being located on different layers, each of the first fan-out segments being electrically connected to the display region, each of the second fan-out segments being electrically connected to a corresponding one of the output terminals in the first set of output terminals;
each second fan-out section spans the second fan-out wire set along the first direction and is electrically connected with the corresponding output terminal in the first output terminal set from the first side edge.
4. The display panel of claim 3, wherein a plurality of the first fan-out sections are arranged along the first direction, and an end of the second fan-out sections, which is not connected to the first fan-out sections, is arranged along the first direction; in the first direction, the arrangement sequence of each first fan-out section is the same as the arrangement sequence of one end, which is not connected with the first fan-out section, of the corresponding connected second fan-out section.
5. The display panel of claim 4, wherein each of the fan-out traces in the second set of fan-out traces comprises a third fan-out segment and a fourth fan-out segment that are connected, the third fan-out segment being on the same layer as the first fan-out segment, the fourth fan-out segment being on the same layer as the second fan-out segment, each of the third fan-out segments being electrically connected to the display area, each of the fourth fan-out segments being electrically connected to a corresponding one of the output terminals in the second set of output terminals;
each of the fourth fan-out sections is electrically connected with the corresponding output terminal in the second output terminal group from the adjacent second side edge.
6. The display panel of claim 5, wherein a plurality of the third fan-out sections are arranged along the first direction, and an end of the fourth fan-out section, which is not connected to the third fan-out section, is arranged along the first direction; in the first direction, the arrangement sequence of each third fan-out section is the same as the arrangement sequence of one end, which is not connected with the third fan-out section, of the fourth fan-out section which is connected correspondingly.
7. The display panel of claim 5, wherein a plurality of the first fan-out sections are located at a side of the plurality of the third fan-out sections away from the output terminal, and a plurality of the second fan-out sections are located at a side of the plurality of the fourth fan-out sections close to the display area.
8. The display panel of any one of claims 1-7, wherein the plurality of output terminals further comprises a third set of output terminals, and the plurality of fan-out traces further comprises a third set of fan-out traces; each fan-out wire of the third fan-out wire set is electrically connected with a corresponding output terminal of the third output terminal set.
9. The display panel of claim 8, wherein the third output terminal group is disposed on a side of the first output terminal group away from the adjacent second side, and the second output terminal group is disposed between the first output terminal group and the third output terminal group.
10. The display panel of claim 8, further comprising a test pad comprising a first segment and a second segment, the first segment being located at the fan-out area and corresponding to a location of the first and second fan-out wire sets, the second segment being located at the binding area and corresponding to a side of the third output terminal set away from the display area.
CN202210072223.3A 2022-01-21 2022-01-21 Display panel Active CN114419996B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210072223.3A CN114419996B (en) 2022-01-21 2022-01-21 Display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210072223.3A CN114419996B (en) 2022-01-21 2022-01-21 Display panel

Publications (2)

Publication Number Publication Date
CN114419996A CN114419996A (en) 2022-04-29
CN114419996B true CN114419996B (en) 2023-07-25

Family

ID=81275761

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210072223.3A Active CN114419996B (en) 2022-01-21 2022-01-21 Display panel

Country Status (1)

Country Link
CN (1) CN114419996B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114822259B (en) * 2022-05-09 2023-05-30 武汉华星光电技术有限公司 Display panel and display device
US11961447B2 (en) 2022-05-09 2024-04-16 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Display panel and display device
CN115202506A (en) * 2022-06-24 2022-10-18 京东方科技集团股份有限公司 Touch display module and display device

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010212308A (en) * 2009-03-06 2010-09-24 Sharp Corp Wiring structure, liquid crystal display having the same, and wiring manufacturing method
KR102367954B1 (en) * 2014-12-19 2022-02-25 삼성디스플레이 주식회사 Organic light emitting diode display
JP6152464B1 (en) * 2016-11-05 2017-06-21 株式会社セレブレクス Narrow frame display module and data output device
CN206619376U (en) * 2016-12-26 2017-11-07 厦门天马微电子有限公司 Display panel and the device comprising it
CN107065336B (en) * 2017-06-13 2020-05-01 厦门天马微电子有限公司 Array substrate, display panel and display device
CN108878444B (en) * 2018-06-07 2021-11-19 武汉天马微电子有限公司 Display panel and display device
CN109166515B (en) * 2018-10-29 2019-09-17 惠科股份有限公司 Display device and its adjusting method
CN113658985B (en) * 2019-06-27 2023-10-31 武汉天马微电子有限公司 Display panel and display device
CN112201155A (en) * 2019-07-08 2021-01-08 瀚宇彩晶股份有限公司 Display panel
CN111243508A (en) * 2019-09-24 2020-06-05 京东方科技集团股份有限公司 Display panel, driving circuit thereof and display device
KR20210045566A (en) * 2019-10-16 2021-04-27 삼성디스플레이 주식회사 Display device
CN110910766A (en) * 2019-11-27 2020-03-24 上海天马微电子有限公司 Display module and display device
CN113160742B (en) * 2021-02-24 2022-10-04 合肥维信诺科技有限公司 Array substrate, display panel and display device
CN113436541B (en) * 2021-07-14 2022-09-09 武汉华星光电技术有限公司 Display panel and display device
CN113937109B (en) * 2021-09-30 2022-09-20 厦门天马微电子有限公司 Display panel, display device, preparation method and mask

Also Published As

Publication number Publication date
CN114419996A (en) 2022-04-29

Similar Documents

Publication Publication Date Title
CN114419996B (en) Display panel
CN107039467B (en) Array substrate, display panel and display device
CN113436541B (en) Display panel and display device
CN107331294B (en) Display panel and display device
CN108447887B (en) Display panel and display device
CN108388054B (en) Display panel and display device
CN109521611B (en) Display panel and display device
CN113327516A (en) Display panel and display device
CN111261094A (en) Grid driving array type display panel
KR20120030776A (en) Tape package
CN111123597A (en) Array substrate, display panel and display device
US9626014B2 (en) Touch display panel and manufacturing method thereof
CN112086049A (en) Display panel and electronic device
WO2020211256A1 (en) Liquid crystal display with ultra-narrow bezel and electronic apparatus
CN104142594A (en) Thin film transistor substrate and display device
CN113487971B (en) Display panel and display device
CN112466238B (en) Display device
CN115132760A (en) Display panel and display device
CN107390440B (en) Display device
CN115938272A (en) Display panel and display device
US11596062B2 (en) Substrate motherboard and manufacturing method thereof, driving substrate and display device
CN211426992U (en) Array substrate, display panel and display device
CN110706599B (en) Display panel and display device
CN114594876A (en) Touch display panel and mobile terminal
CN211180490U (en) Array substrate, display panel and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant