CN114217504A - 一种掩模版优化方法 - Google Patents
一种掩模版优化方法 Download PDFInfo
- Publication number
- CN114217504A CN114217504A CN202210033172.3A CN202210033172A CN114217504A CN 114217504 A CN114217504 A CN 114217504A CN 202210033172 A CN202210033172 A CN 202210033172A CN 114217504 A CN114217504 A CN 114217504A
- Authority
- CN
- China
- Prior art keywords
- pattern
- correction
- initial
- mask
- opc
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 39
- 238000005457 optimization Methods 0.000 title claims abstract description 19
- 238000012937 correction Methods 0.000 claims abstract description 116
- 238000001259 photo etching Methods 0.000 claims abstract description 23
- 238000004519 manufacturing process Methods 0.000 claims description 20
- 239000000758 substrate Substances 0.000 claims description 7
- 230000000694 effects Effects 0.000 abstract description 3
- 230000003287 optical effect Effects 0.000 abstract description 3
- 239000004065 semiconductor Substances 0.000 description 6
- 238000013461 design Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70433—Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors
- G03F7/70441—Optical proximity correction [OPC]
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Abstract
Description
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210033172.3A CN114217504A (zh) | 2022-01-12 | 2022-01-12 | 一种掩模版优化方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210033172.3A CN114217504A (zh) | 2022-01-12 | 2022-01-12 | 一种掩模版优化方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN114217504A true CN114217504A (zh) | 2022-03-22 |
Family
ID=80708080
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210033172.3A Pending CN114217504A (zh) | 2022-01-12 | 2022-01-12 | 一种掩模版优化方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN114217504A (zh) |
-
2022
- 2022-01-12 CN CN202210033172.3A patent/CN114217504A/zh active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8316327B2 (en) | Methods of optical proximity correction | |
US9857677B2 (en) | Dummy patterns | |
JP5235936B2 (ja) | 半導体装置及びそのレイアウト作成方法 | |
US8791507B2 (en) | Semiconductor device | |
CN108957943B (zh) | 形成布局图案的方法 | |
TW201913226A (zh) | 半導體裝置的形成方法 | |
JP4874149B2 (ja) | マスクパターン補正方法および半導体装置の製造方法 | |
US8584053B2 (en) | Manufacturability enhancements for gate patterning process using polysilicon sub layer | |
TWI712143B (zh) | 使用鬆弛間隔規則之積體電路的自動再設計 | |
CN114217504A (zh) | 一种掩模版优化方法 | |
US20080261375A1 (en) | Method of Forming a Semiconductor Device Having a Dummy Feature | |
JP2006332177A (ja) | 半導体ウエハ、その製造方法及びマスク | |
US20100234973A1 (en) | Pattern verifying method, method of manufacturing a semiconductor device and pattern verifying program | |
US9171898B2 (en) | Method for manufacturing semiconductor layout pattern, method for manufacturing semiconductor device, and semiconductor device | |
US10474026B2 (en) | Method for correcting bevel corners of a layout pattern | |
TW201537620A (zh) | 半導體元件的製作方法 | |
US11094643B2 (en) | Determining overlay of features of a memory array | |
TW201430903A (zh) | 半導體元件的製作方法 | |
US20080076047A1 (en) | Method of forming image contour for predicting semiconductor device pattern | |
US9837282B1 (en) | Semiconductor structure | |
US6457168B1 (en) | Method for producing structures on the surface of a semiconductor wafer | |
JP2002319584A (ja) | 半導体装置の製造方法 | |
JP2012033641A (ja) | ポリシリコン抵抗の設計方法及び半導体装置の製造方法 | |
TWI573249B (zh) | 半導體佈局圖案之製作方法、半導體元件之製作方法以及半導體元件 | |
KR20000003231A (ko) | 반도체 장치의 퓨즈박스 형성 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20220920 Address after: 510000 room 710, Jianshe building, No. 348, Kaifa Avenue, Huangpu District, Guangzhou, Guangdong Applicant after: Ruili flat core Microelectronics (Guangzhou) Co.,Ltd. Applicant after: Guangdong Dawan District integrated circuit and System Application Research Institute Address before: Room 1601-1607, No. 85, Xiangxue Avenue, Huangpu District, Guangzhou, Guangdong 510700 Applicant before: AoXin integrated circuit technology (Guangdong) Co.,Ltd. Applicant before: Guangdong Dawan District integrated circuit and System Application Research Institute |
|
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20240808 Address after: 510000 room 710, Jianshe building, No. 348, Kaifa Avenue, Huangpu District, Guangzhou, Guangdong Applicant after: Ruili flat core Microelectronics (Guangzhou) Co.,Ltd. Country or region after: China Address before: 510000 room 710, Jianshe building, No. 348, Kaifa Avenue, Huangpu District, Guangzhou, Guangdong Applicant before: Ruili flat core Microelectronics (Guangzhou) Co.,Ltd. Country or region before: China Applicant before: Guangdong Dawan District integrated circuit and System Application Research Institute |