CN114120882A - Display device and method compatible with multiple display panels - Google Patents

Display device and method compatible with multiple display panels Download PDF

Info

Publication number
CN114120882A
CN114120882A CN202111526341.9A CN202111526341A CN114120882A CN 114120882 A CN114120882 A CN 114120882A CN 202111526341 A CN202111526341 A CN 202111526341A CN 114120882 A CN114120882 A CN 114120882A
Authority
CN
China
Prior art keywords
signal
terminal
switching circuit
interface
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202111526341.9A
Other languages
Chinese (zh)
Other versions
CN114120882B (en
Inventor
陈泽彬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huizhou Shiwei New Technology Co Ltd
Original Assignee
Huizhou Shiwei New Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huizhou Shiwei New Technology Co Ltd filed Critical Huizhou Shiwei New Technology Co Ltd
Priority to CN202111526341.9A priority Critical patent/CN114120882B/en
Publication of CN114120882A publication Critical patent/CN114120882A/en
Application granted granted Critical
Publication of CN114120882B publication Critical patent/CN114120882B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006Details of the interface to the display terminal

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The application provides a display device and a method for being compatible with various display panels, wherein the method for being compatible with various display panels is applied to the display device and comprises the following steps: acquiring the interface type of a display panel; when the display interface is of a first interface type, acquiring a switching circuit board with a first switching circuit, and communicating the display panel with the connecting terminal of the compatible mainboard through the first switching circuit; and when the display interface is of a second interface type, acquiring a switching circuit board with a second switching circuit, and communicating the display panel with the connecting terminal of the compatible mainboard through the second switching circuit. The compatible mainboard of the embodiment of the application does not need to set different circuit boards according to the output interfaces of different display panels, reduces the number of circuit board designs, and saves the cost.

Description

Display device and method compatible with multiple display panels
Technical Field
The present disclosure relates to display technologies, and particularly to a display device and a method compatible with multiple display panels.
Background
At present, along with the diversification of screen output interfaces in the display field, such as a display, a television, an advertising machine, a science and education machine and the like, the interfaces are incompatible with each other, so that manufacturers need to design different PCB boards according to different display panel output interfaces, resource waste is caused, and the cost is increased.
Disclosure of Invention
The embodiment of the application provides a display device and a method for being compatible with various display panels, and solves the problem that different PCB boards are designed due to different display panel output interfaces.
The embodiment of the application provides a method compatible with various display panels, which is applied to a display device and comprises the following steps:
acquiring the interface type of a display panel;
when the display interface is of a first interface type, acquiring a switching circuit board with a first switching circuit, and communicating the display panel with the connecting terminal of the compatible mainboard through the first switching circuit;
and when the display interface is of a second interface type, acquiring a switching circuit board with a second switching circuit, and communicating the display panel with the connecting terminal of the compatible mainboard through the second switching circuit.
Optionally, the compatible motherboard includes a signal input end, the connection terminal includes a first signal receiving end and a second signal receiving end, the signal input end is used to input a first signal or a second signal, the first signal receiving end is used to receive the first signal, the second signal receiving end is used to receive the second signal, and the method further includes:
when the interface type of the display interface is a Vbyone type, the signal input end is connected with the first signal receiving end through a first resistor, and the signal input end is disconnected with the second signal receiving end.
Optionally, the method further includes:
when the interface type of the display interface is a Point-to-Point type, the signal input end is connected with the second signal receiving end through a second resistor, and the signal input end is disconnected with the first signal receiving end.
Optionally, the method further includes:
and when the display interface is of a third interface type, acquiring a switching circuit board with Tcon-less, and communicating the display panel with the connecting terminal of the compatible mainboard through the switching circuit board.
An embodiment of the present application further provides a display device, including:
a display panel comprising a display interface;
a compatible motherboard;
a transition circuit board connecting the display panel and the compatible motherboard, the transition circuit board configured to:
when the display interface is of a first interface type, the display panel is communicated with the connecting terminal of the compatible mainboard through a first switching circuit;
and when the display interface is of a second interface type, the display panel is communicated with the connecting terminal of the compatible mainboard through a second switching circuit.
Optionally, the first switching circuit and the second switching circuit are arranged on the switching circuit board, the first switching circuit is provided with a capacitor, and the second switching circuit is provided with a resistor.
Optionally, the switching circuit board includes a first sub circuit board and a second sub circuit board, the first sub circuit board is provided with the first switching circuit, the first switching circuit is provided with a capacitor, the second sub circuit board is provided with the second switching circuit, and the second switching circuit is provided with a resistor.
Optionally, the first interface type is a Vbyone interface, the second interface type is an LVDS interface, the capacitance is 0.1uf, and the resistance is 0 Ω.
Optionally, the compatibility motherboard includes a signal input terminal, the connection terminal includes a first signal receiving terminal and a second signal receiving terminal, the signal input terminal is used for inputting a first signal or a second signal, the first signal receiving terminal is used for receiving the first signal, the second signal receiving terminal is used for receiving the second signal,
the signal input end is connected with the first signal receiving end through a first resistor, and the signal input end is disconnected with the second signal receiving end, so that the compatible mainboard is connected with a display panel with a Vbyone interface.
Optionally, the signal input end is connected to the second signal receiving end through a second resistor, and the signal input end is disconnected from the first signal output end, so that the compatible motherboard is connected to a display panel having a Point-to-Point interface.
The beneficial effect of this application lies in: according to the method for being compatible with the multiple display panels, the circuit board with the first switching circuit or the switching board with the second switching circuit is obtained respectively by identifying the interface types of the display panels, so that the connecting terminal of the compatible mainboard can be connected with different display panels.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings used in the description of the embodiments will be briefly described below. It is obvious that the drawings in the following description are only some embodiments of the application, and that other drawings can be derived from these drawings by a person skilled in the art without inventive effort.
For a more complete understanding of the present application and its advantages, reference is now made to the following descriptions taken in conjunction with the accompanying drawings. Wherein like reference numerals refer to like parts in the following description.
Fig. 1 is a schematic flowchart illustrating a method for providing compatibility between multiple display panels according to an embodiment of the present disclosure;
fig. 2 is a schematic structural diagram of a motherboard end interface in a display device according to an embodiment of the present application;
fig. 3 is a schematic view of a first structure of a display device according to an embodiment of the present disclosure;
fig. 4 is a schematic diagram illustrating a second structure of a display device according to an embodiment of the present disclosure;
fig. 5 is a schematic structural diagram of a third display device according to an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In the description of the present application, it is to be understood that the terms "center," "longitudinal," "lateral," "length," "width," "thickness," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," "outer," "clockwise," "counterclockwise," and the like are used in the orientations and positional relationships indicated in the drawings for convenience in describing the present application and for simplicity in description, and are not intended to indicate or imply that the referenced devices or elements must have a particular orientation, be constructed in a particular orientation, and be operated in a particular manner, and are not to be construed as limiting the present application. Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, features defined as "first", "second", may explicitly or implicitly include one or more of the described features. In the description of the present application, "a plurality" means two or more unless specifically limited otherwise.
The chip arranged on the existing circuit board is connected with the output interface on the display screen device through a seat, so that the chip controls the display screen. However, the interfaces of the current display screens are diversified, and if the circuit board is replaced according to different display screen interfaces, resource waste is caused, and further the cost is increased.
Therefore, in order to solve the above problems, the present application proposes a display device and a method of being compatible with a plurality of display panels. The present application will be further described with reference to the accompanying drawings and embodiments.
Referring to fig. 1, fig. 1 is a schematic flow chart of a method for being compatible with multiple display panels according to an embodiment of the present application, where the method is applied to a display device, the display device includes a display panel, a compatible motherboard, and a through circuit board, and the specific flow of the method for being compatible with multiple display panels is as follows:
101. and acquiring the interface type of the display panel.
And acquiring the interface type of the display panel by reading the information of the display panel.
The display panel may be a television, a liquid crystal display panel, an OLED display panel, a QLED display panel, a Twisted Nematic (TN) or Super Twisted Nematic (STN) type, an In-Plane Switching (IPS) type, a Vertical Alignment (VA) type, a curved panel, or other display panels. The embodiments of the present application are described by way of example and should not be construed as limiting the types of display panels.
It should be noted that, the current tv mainstream processing chip generally includes SOC, MTK, Amlogic, RTK, haisi, and the like, and the current display panel output interface generally includes Vbyone (V-by-one), LVDS (Low-Voltage Differential Signaling), P2P (Point-to-Point), EPI, CEDS, CMPI, ISP, CSPI, USIT, and the like.
For example, the embodiment of the present application identifies the interface type of the current display panel as one of Vbyone (V-by-one), LVDS (Low-Voltage Differential Signaling), P2P (Point-to-Point), EPI, CEDS, CMPI, ISP, CSPI, or USIT.
The P2P signal, the Vbyone signal, and the LVDS signal have the same requirement on differential impedance, which is 90-100 Ω, and therefore the wiring layout on the compatible motherboard can be completely the same, so the Vbyone interface, the LVDS interface, and the P2P (Point-to-Point) interface are taken as examples in the embodiment of the present application, and should not be construed as a limitation on the interface type of the display panel.
It can be understood that pins 0-7 in the Vbyone socket need to be connected to the chip 10 by a series capacitor, pins 0-11 in the P2P socket need not need to be connected to the chip 10 by a series resistor or capacitor, and pins 0-4 in the LVDS socket need not be connected to the chip 10 by a series resistor or capacitor. Therefore, when the interface types of the display panels are different, different connection boards need to be selected to connect the display panels and the connection terminals of the compatible motherboard according to the different interface types of the display panels.
102. And when the display interface is of the first interface type, acquiring the switching circuit board with the first switching circuit, and communicating the display panel with the connecting terminal of the compatible mainboard through the first switching circuit.
When the display interface is of the first interface type, the adapter circuit board with the first adapter circuit needs to be obtained. The first conversion circuit can communicate the display panel with the connection terminal of the compatible mainboard.
For example, if the first interface type is the Vbyone type, the obtained first interface circuit disposed on the adapting circuit board is provided with a capacitor. Through the electric capacity that sets up on the switching circuit board, switch on the connecting terminal of display panel and compatible mainboard.
103. And when the display interface is of a second interface type, acquiring the switching circuit board with a second switching circuit, and communicating the display panel with the connecting terminal of the compatible mainboard through the second switching circuit.
When the display interface is of the second interface type, the adapter circuit board with the second adapter circuit needs to be obtained. The second conversion circuit can communicate the display panel with the connection terminal of the compatible mainboard.
Illustratively, if the second interface type is the LVDS type, the second transfer circuit is provided with a resistor. The connecting terminals of the display panel and the compatible mainboard are conducted through the resistors arranged on the switching circuit board.
It should be noted that, in some embodiments, the method for compatible with multiple display panels further includes: and when the display interface is of a third interface type, acquiring a switching circuit board with a Tcon-less function, and communicating the display panel with the connecting terminal of the compatible mainboard through the Tcon-less switching circuit board.
Illustratively, if the type of the third interface is a Point-to-Point type, a transfer circuit board with a Tcon-less is obtained. And the display panel and the connecting terminal of the compatible mainboard are conducted through the Tcon-less adapter circuit board.
According to the method for the compatibility of the multiple display panels, the circuit board with the first switching circuit or the switching board with the second switching circuit is obtained respectively by identifying the interface types of the display panels, so that the connecting terminal of the compatible mainboard can be connected with different display panels.
Referring to fig. 2, fig. 2 is a schematic structural diagram of a motherboard end interface in a display device according to an embodiment of the present application. The compatible motherboard includes a signal input terminal 110, and the connection terminal 120 includes a first signal receiving terminal and a second signal receiving terminal, where the signal input terminal 110 is configured to input a first signal or a second signal, the first signal receiving terminal is configured to receive the first signal, and the second signal receiving terminal is configured to receive the second signal.
In some embodiments, the compatible motherboard includes a first signal input end 111, a second signal input end 112, a third signal input end 113, a fourth signal input end 114 and a fifth signal input end 115, a first connection terminal, a second connection terminal, a third connection terminal, a fourth connection terminal and a fifth connection terminal, a first resistor R1 for conducting the first signal input end 111 and the first signal receiving end 121 of the first connection terminal, a second resistor R2 for conducting the first signal input end 111 and the second signal receiving end 122 of the first connection terminal, a third resistor R3 for conducting the second signal input end 112 and the first signal receiving end 123 of the second connection terminal, a fourth resistor R4 for conducting the second signal input end 112 and the second signal receiving end 124 of the second connection terminal, and a fifth resistor R5 for conducting the third signal input end 113 and the first signal receiving end 125 of the third connection terminal, A sixth resistor R6 for conducting the third signal input terminal 113 and the second signal receiving terminal 126 of the third connection terminal, a seventh resistor R7 for conducting the fourth signal input terminal 114 and the first signal receiving terminal 127 of the fourth connection terminal, an eighth resistor R8 for conducting the fourth signal input terminal 114 and the second signal receiving terminal 128 of the fourth connection terminal, a ninth resistor R9 for conducting the fifth signal input terminal 115 and the first signal receiving terminal 129 of the fifth connection terminal, and a tenth resistor R10 for conducting the fifth signal input terminal 115 and the second signal receiving terminal 130 of the fifth connection terminal.
Illustratively, the first signal input terminal 111 is used for inputting a VB-HTPDN signal or an STV2 signal, the first signal receiving terminal 121 of the first connection terminal is used for receiving the VB-HTPDN signal, and the second signal receiving terminal 122 of the first connection terminal is used for receiving the STV2 signal. The second signal input terminal 112 is used for inputting a VB-LOCKN signal or an LC1 signal, the first signal receiving terminal 123 of the second connection terminal is used for receiving the VB-LOCKN signal, and the second signal receiving terminal 124 of the second connection terminal is used for receiving an LC1 signal. The third signal input terminal 113 is used for inputting a VB WP signal or a CK 21 signal, the first signal receiving terminal 125 of the third connection terminal is used for receiving the VB WP signal, and the second signal receiving terminal 126 of the third connection terminal is used for receiving the CK 21 signal. The fourth signal input terminal 114 is used for inputting the signal of mpius Mode 0 or the signal of CK 11, the first signal receiving terminal 127 of the fourth connection terminal is used for receiving the signal of mpius Mode 0, and the second signal receiving terminal 128 of the fourth connection terminal is used for receiving the signal of CK 11. The fifth signal input terminal 115 is used for inputting the mpaus Mode 1 signal or the STV1 signal, the first signal receiving terminal 129 of the fifth connection terminal is used for receiving the mpaus Mode 1 signal, and the second signal receiving terminal 130 of the fifth connection terminal is used for receiving the STV1 signal.
The compatible motherboard includes the reusable pin, and therefore, the method for being compatible with multiple display panels provided by the embodiment of the present application further includes:
when the interface type of the display interface is Vbyone type, the signal input terminal 110 and the first signal receiving terminal are connected through a first resistor R1, and the signal input terminal 110 and the second signal receiving terminal are disconnected.
Illustratively, when the interface type of the display interface is Vbyone type, the first signal input end 111 is connected to the first signal receiving end 121 of the first connection terminal through a first resistor R1, and the first signal input end 111 is disconnected from the second signal receiving end 122 of the first connection terminal, so that the first signal receiving end 121 of the first connection terminal is configured to receive VB-HTPDN signal. The second signal input terminal 112 is connected to the first signal receiving terminal 123 of the second connection terminal through the third resistor R3, and the second signal input terminal 112 is disconnected from the second signal receiving terminal 124 of the second connection terminal, so that the first signal receiving terminal 123 of the second connection terminal is configured to receive the VB-LOCKN signal. The third signal input terminal 113 is connected to the first signal receiving terminal 125 of the third connection terminal through a fifth resistor R5, and the third signal input terminal 113 is disconnected from the second signal receiving terminal 126 of the third connection terminal, so that the first signal receiving terminal 125 of the third connection terminal is used for receiving the VB WP signal. The fourth signal input terminal 114 is connected to the first signal receiving terminal 127 of the fourth connection terminal through the seventh resistor R7, and the fourth signal input terminal 114 is disconnected from the second signal receiving terminal 128 of the fourth connection terminal, so that the first signal receiving terminal 127 of the fourth connection terminal is configured to receive the mpdus Mode 0 signal. The fifth signal input terminal 115 is connected to the first signal receiving terminal 129 of the fifth connection terminal through a ninth resistor R9, and the fifth signal input terminal 115 is disconnected from the second signal receiving terminal 130 of the fifth connection terminal, so that the first signal receiving terminal 129 of the fifth connection terminal is used for receiving the mpdus Mode 1 signal.
When the interface type of the display interface is Point-to-Point type, the signal input terminal 110 and the second signal receiving terminal are connected through the second resistor R2, and the signal input terminal 110 and the first signal receiving terminal are disconnected.
Illustratively, when the interface type of the display interface is a Point-to-Point type, the first signal input end 111 is connected to the second signal receiving end 122 of the first connection terminal through the second resistor R2, and the first signal input end 111 is disconnected from the first signal receiving end 121 of the first connection terminal, so that the second signal receiving end 122 of the first connection terminal is configured to receive the STV2 signal. The second signal input end 112 is connected to the second signal receiving end 124 of the second connection terminal through a fourth resistor R4, and the second signal input end 112 is disconnected from the first signal receiving end 123 of the second connection terminal, so that the second signal receiving end 124 of the second connection terminal is used for receiving the LC1 signal. The third signal input terminal 113 is connected to the second signal receiving terminal 126 of the third connection terminal through a sixth resistor R6, and the third signal input terminal 113 is disconnected from the first signal receiving terminal 125 of the third connection terminal, so that the second signal receiving terminal 126 of the third connection terminal is used for receiving the CK 21 signal. The fourth signal input terminal 114 is connected to the second signal receiving terminal 128 of the fourth connection terminal through the eighth resistor R8, and the fourth signal input terminal 114 is disconnected from the first signal receiving terminal 127 of the fourth connection terminal, so that the second signal receiving terminal 128 of the fourth connection terminal is configured to receive the CK 11 signal. The fifth signal input terminal 115 is connected to the second signal receiving terminal 130 of the fifth connection terminal through a tenth resistor R10, and the fifth signal input terminal 115 is disconnected from the first signal receiving terminal 129 of the fifth connection terminal, so that the second signal receiving terminal 130 of the fifth connection terminal is used for receiving the STV1 signal.
It should be noted that the resistances of the first resistor R1, the second resistor R2, the third resistor R3, the fourth resistor R4, the fifth resistor R5, the sixth resistor R6, the seventh resistor R7, the eighth resistor R8, the ninth resistor R9, and the tenth resistor R10 are all 0 ohm.
It can be understood that, when the interface type of the display interface is the LVDS type, the compatible motherboard does not need to connect these multiplexing pins.
Referring to fig. 3 to 5, fig. 3 is a first structural schematic diagram of a display device according to an embodiment of the present disclosure, fig. 4 is a second structural schematic diagram of the display device according to the embodiment of the present disclosure, and fig. 5 is a third structural schematic diagram of the display device according to the embodiment of the present disclosure. The present embodiment provides a display device 100, the display device 100 includes a display panel 30, a compatible motherboard 10, and an adapting circuit board 20, wherein the adapting circuit board 20 connects the display panel 30 and the compatible motherboard 10. Among them, the relay circuit board 20 is configured to: when the display interface is the first interface type, the display panel 30 and the connection terminal 120 of the compatible main board 10 are connected through the first relay circuit. When the display interface is of the second interface type, the display panel 30 and the connection terminal 120 of the compatible motherboard 10 are connected through the second through circuit. According to the embodiment of the application, the display panel 30 and the compatible mainboard 10 are connected through the first switching circuit or the second switching circuit, so that the compatible mainboard 10 can be connected with different display panels 30, the compatible mainboard 10 is not required to be provided with different circuit boards according to different screen output interfaces, the number of circuit board designs is reduced, and the cost is saved.
It should be noted that, in some embodiments, the adaptor circuit board 20 is provided with a first adaptor circuit 201 and a second adaptor circuit 202, the first adaptor circuit 201 is provided with a capacitor, and the second adaptor circuit 202 is provided with a resistor. After the interface type of the display panel 30 is identified, the first adapting circuit 201 or the second adapting circuit 202 on the adapting circuit board 20 is selectively conducted to conduct the display panel 30 and the connection terminal 120 of the compatible motherboard 10, so that a plurality of display panels 30 with different interface types are compatible.
In other embodiments, the relay circuit board 20 includes a first sub circuit board 210 and a second sub circuit board 220, the first sub circuit board 210 has a first relay circuit 201 disposed thereon, the first relay circuit 201 has a capacitor, the second sub circuit board 220 has a second relay circuit 202 disposed thereon, and the second relay circuit 202 has a resistor. After the interface type of the display panel 30 is identified, the first sub circuit board 210 or the second sub circuit board 220 is selectively conducted, and then the first adapter circuit 201 or the second adapter circuit 202 is conducted to conduct the display panel 30 and the connection terminal 120 of the compatible motherboard 10, so that a plurality of display panels 30 with different interface types are compatible.
The first interface type may be a Vbyone interface and the second interface type may be an LVDS interface. The capacitance is 0.1uf, and the resistance is 0 Ω.
The compatible motherboard 10 includes a signal input terminal 110, and the connection terminal 120 includes a first signal receiving terminal and a second signal receiving terminal, where the signal input terminal 110 is configured to input a first signal or a second signal, the first signal receiving terminal is configured to receive the first signal, and the second signal receiving terminal is configured to receive the second signal.
The signal input terminal 110 and the first signal receiving terminal are connected by a first resistor R1, and the signal input terminal 110 and the second signal receiving terminal are disconnected, so that the display panel 30 having the Vbyone interface is connected to the compatible main board 10.
The signal input terminal 110 and the second signal receiving terminal are connected through a second resistor R2, and the signal input terminal 110 and the first signal output terminal are disconnected, so that the compatible motherboard 10 is connected to the display panel 30 having a Point-to-Point interface.
In some embodiments, the compatible motherboard 10 includes a plurality of signal input terminals 110 and a plurality of corresponding connection terminals 120, which is described above and is not described herein again.
The display device 100 further includes a TCON board 40, one end of the TCON board 40 is connected to the adapting circuit board 20, the other end of the TCON board 40 is connected to the display device 100, and the other end of the adapting circuit board 20 is connected to the compatible main board 10. It should be noted that, when the interface type of the display panel 30 is a Point-to-Point type, the display device 100 is not provided with the TCON board 40, but is provided with a TCON-less relay circuit board. Specifically, the Tcon-less adapting circuit board is a Tcon-less small board 50, one end of the Tcon-less small board 50 is connected to the compatible motherboard 10, and the other end of the Tcon-less small board 50 is connected to the display panel 30.
In some embodiments, the capacitance is 0.1uf and the resistance is 0 Ω. Through setting up subsides electric capacity or resistance, can compatible three kinds of different interface's design demand, satisfy the purpose of different screen interfaces simultaneously.
It should be noted that the display device 100 may be a television, a computer, an advertisement player, or the like, and is not limited in particular.
The display device 100 provided by the embodiment of the application can be compatible with the Vbyone base, the LVDS base and the P2P base, and the multiplexing rate of the circuit board in the television is improved by using the design requirement that the same circuit board is compatible with different output interfaces of the Vbyone base, the LVDS base and the P2P base, so that the same circuit board is avoided, different circuit boards are derived due to different screen output interfaces, and the number of PCB designs is reduced.
The display device and the method for being compatible with various display panels provided by the embodiment of the application are described in detail above. The principles and embodiments of the present application have been described herein using specific guidelines, the above examples being provided only to aid in the understanding of the present application. Meanwhile, for those skilled in the art, according to the idea of the present application, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present application.

Claims (10)

1. A method compatible with multiple display panels is applied to a display device, and is characterized in that the method comprises the following steps:
acquiring the interface type of a display panel;
when the display interface is of a first interface type, acquiring a switching circuit board with a first switching circuit, and communicating the display panel with the connecting terminal of the compatible mainboard through the first switching circuit;
and when the display interface is of a second interface type, acquiring a switching circuit board with a second switching circuit, and communicating the display panel with the connecting terminal of the compatible mainboard through the second switching circuit.
2. The method of claim 1, wherein the compatibility motherboard comprises a signal input terminal, the connection terminal comprises a first signal receiving terminal and a second signal receiving terminal, the signal input terminal is used for inputting a first signal or a second signal, the first signal receiving terminal is used for receiving the first signal, the second signal receiving terminal is used for receiving the second signal, and the method further comprises:
when the interface type of the display interface is a Vbyone type, the signal input end is connected with the first signal receiving end through a first resistor, and the signal input end is disconnected with the second signal receiving end.
3. The method of claim 2, further comprising:
when the interface type of the display interface is a Point-to-Point type, the signal input end is connected with the second signal receiving end through a second resistor, and the signal input end is disconnected with the first signal receiving end.
4. The method of claim 1, further comprising:
and when the display interface is of a third interface type, acquiring a switching circuit board with Tcon-less, and communicating the display panel with the connecting terminal of the compatible mainboard through the switching circuit board.
5. A display device, comprising:
a display panel comprising a display interface;
a compatible motherboard;
a transition circuit board connecting the display panel and the compatible motherboard, the transition circuit board configured to:
when the display interface is of a first interface type, the display panel is communicated with the connecting terminal of the compatible mainboard through a first switching circuit;
and when the display interface is of a second interface type, the display panel is communicated with the connecting terminal of the compatible mainboard through a second switching circuit.
6. The display device according to claim 5, wherein the first switching circuit and the second switching circuit are provided on the switching circuit board, the first switching circuit is provided with a capacitor, and the second switching circuit is provided with a resistor.
7. The display device according to claim 5, wherein the switching circuit board comprises a first sub circuit board and a second sub circuit board, the first switching circuit is disposed on the first sub circuit board, the first switching circuit is disposed with a capacitor, the second switching circuit is disposed on the second sub circuit board, and the second switching circuit is disposed with a resistor.
8. The display device according to any one of claims 6 or 7, wherein the first interface type is a Vbyone interface, the second interface type is a LVDS interface, the capacitance is 0.1uf, and the resistance is 0 Ω.
9. The display device according to claim 5, wherein the compatibility motherboard comprises a signal input terminal, the connection terminal comprises a first signal receiving terminal and a second signal receiving terminal, the signal input terminal is used for inputting a first signal or a second signal, the first signal receiving terminal is used for receiving the first signal, the second signal receiving terminal is used for receiving the second signal,
the signal input end is connected with the first signal receiving end through a first resistor, and the signal input end is disconnected with the second signal receiving end, so that the compatible mainboard is connected with a display panel with a Vbyone interface.
10. The display device according to claim 9, wherein the signal input terminal is connected to the second signal receiving terminal through a second resistor, and the signal input terminal is disconnected from the first signal output terminal, so that the compatible motherboard is connected to a display panel having a Point-to-Point interface.
CN202111526341.9A 2021-12-14 2021-12-14 Display device and method for compatible multiple display panels Active CN114120882B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111526341.9A CN114120882B (en) 2021-12-14 2021-12-14 Display device and method for compatible multiple display panels

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111526341.9A CN114120882B (en) 2021-12-14 2021-12-14 Display device and method for compatible multiple display panels

Publications (2)

Publication Number Publication Date
CN114120882A true CN114120882A (en) 2022-03-01
CN114120882B CN114120882B (en) 2023-12-05

Family

ID=80364437

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111526341.9A Active CN114120882B (en) 2021-12-14 2021-12-14 Display device and method for compatible multiple display panels

Country Status (1)

Country Link
CN (1) CN114120882B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114999415A (en) * 2022-05-23 2022-09-02 深圳康佳电子科技有限公司 Liquid crystal display device and mainboard thereof

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050134593A1 (en) * 2003-12-19 2005-06-23 Janus Scott R. Interfacing a digital display card through PCI express connector
US20080196047A1 (en) * 2007-02-12 2008-08-14 Samsung Electronics Co., Ltd. Display device, electronic device having the same, and method thereof
JP2009251524A (en) * 2008-04-10 2009-10-29 Sharp Corp Drive circuit of display device
CN208384970U (en) * 2018-07-11 2019-01-15 广州视源电子科技股份有限公司 Liquid crystal display panel driving circuit, driving board card, liquid crystal display screen and intelligent mirror
CN110087008A (en) * 2019-04-01 2019-08-02 晶晨半导体(上海)股份有限公司 A kind of compatible apparatus of Tconless interface
CN210223518U (en) * 2019-06-10 2020-03-31 重庆惠科金渝光电科技有限公司 Display panel's drive module and display device
CN111883037A (en) * 2020-07-28 2020-11-03 重庆惠科金渝光电科技有限公司 Time sequence control plate, driving device and display device
CN112165592A (en) * 2020-09-17 2021-01-01 山东云海国创云计算装备产业创新中心有限公司 Display interface protocol switching method, device, equipment and storage medium
CN112468748A (en) * 2020-11-06 2021-03-09 广东长虹电子有限公司 Adapter plate applied to display screen and display device
CN112750389A (en) * 2019-10-31 2021-05-04 海信视像科技股份有限公司 Testing device
CN112752090A (en) * 2019-10-31 2021-05-04 海信视像科技股份有限公司 Testing device
CN214125409U (en) * 2020-11-24 2021-09-03 重庆惠科金渝光电科技有限公司 Mainboard compatible circuit applied to display screen, mainboard compatible device and display

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050134593A1 (en) * 2003-12-19 2005-06-23 Janus Scott R. Interfacing a digital display card through PCI express connector
US20080196047A1 (en) * 2007-02-12 2008-08-14 Samsung Electronics Co., Ltd. Display device, electronic device having the same, and method thereof
JP2009251524A (en) * 2008-04-10 2009-10-29 Sharp Corp Drive circuit of display device
CN208384970U (en) * 2018-07-11 2019-01-15 广州视源电子科技股份有限公司 Liquid crystal display panel driving circuit, driving board card, liquid crystal display screen and intelligent mirror
CN110087008A (en) * 2019-04-01 2019-08-02 晶晨半导体(上海)股份有限公司 A kind of compatible apparatus of Tconless interface
CN210223518U (en) * 2019-06-10 2020-03-31 重庆惠科金渝光电科技有限公司 Display panel's drive module and display device
CN112750389A (en) * 2019-10-31 2021-05-04 海信视像科技股份有限公司 Testing device
CN112752090A (en) * 2019-10-31 2021-05-04 海信视像科技股份有限公司 Testing device
CN111883037A (en) * 2020-07-28 2020-11-03 重庆惠科金渝光电科技有限公司 Time sequence control plate, driving device and display device
CN112165592A (en) * 2020-09-17 2021-01-01 山东云海国创云计算装备产业创新中心有限公司 Display interface protocol switching method, device, equipment and storage medium
CN112468748A (en) * 2020-11-06 2021-03-09 广东长虹电子有限公司 Adapter plate applied to display screen and display device
CN214125409U (en) * 2020-11-24 2021-09-03 重庆惠科金渝光电科技有限公司 Mainboard compatible circuit applied to display screen, mainboard compatible device and display

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114999415A (en) * 2022-05-23 2022-09-02 深圳康佳电子科技有限公司 Liquid crystal display device and mainboard thereof
CN114999415B (en) * 2022-05-23 2024-01-23 深圳康佳电子科技有限公司 Liquid crystal display device and main board thereof

Also Published As

Publication number Publication date
CN114120882B (en) 2023-12-05

Similar Documents

Publication Publication Date Title
CN106790811B (en) Display screen drive system and mobile terminal
CN102749743B (en) Display device
CN105319787B (en) Liquid crystal display die set
CN110381273B (en) Liquid crystal television circuit system and interface
US7596649B2 (en) Motherboard
CN109738750B (en) Chip, chip assembly, test method of chip assembly and display assembly
CN112468748A (en) Adapter plate applied to display screen and display device
CN114120882A (en) Display device and method compatible with multiple display panels
CN111405202A (en) TCON L ESS mainboard signal conversion device and detection system
CN106404031A (en) Universal development testing rack for automobile instrument
EP2975606B1 (en) Repair circuit of display panel
CN105045424B (en) Touch panel, bonding structure and flexible circuit board
CN100576023C (en) Circuit and use its display panels
CN105449402B (en) A kind of connector and its application method, the electronic equipment for being provided with the connector
CN102520825B (en) FPC (Flexible Printed Circuit) interface circuit compatible with capacitance and resistance touch screens and design method of FPC interface circuit
CN203117228U (en) Connecting device for integrated circuit test
US11842704B2 (en) Mainboard with at least two interfaces to boost performance for connecting different displays and the related device and method
CN205750197U (en) Display floater and display device
CN213938127U (en) Adapter plate applied to display screen and display device
CN208675632U (en) Deformable middle control main machine structure
CN112799986B (en) Universal serial bus switching circuit and related electronic device
CN206353307U (en) Mobile terminal for debugging peripheral hardware
CN106057166A (en) Data driver and liquid crystal display device
WO2021223460A1 (en) Machine core main board and display device
JP2603784B2 (en) Wiring switching board for information wiring system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant