CN114115446A - Method for sharing real-time clock and data processing equipment - Google Patents

Method for sharing real-time clock and data processing equipment Download PDF

Info

Publication number
CN114115446A
CN114115446A CN202111444011.5A CN202111444011A CN114115446A CN 114115446 A CN114115446 A CN 114115446A CN 202111444011 A CN202111444011 A CN 202111444011A CN 114115446 A CN114115446 A CN 114115446A
Authority
CN
China
Prior art keywords
real
time
rtc
cpld
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202111444011.5A
Other languages
Chinese (zh)
Inventor
冯永刚
赵旭东
关巍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou DPtech Information Technology Co Ltd
Original Assignee
Hangzhou DPtech Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou DPtech Information Technology Co Ltd filed Critical Hangzhou DPtech Information Technology Co Ltd
Priority to CN202111444011.5A priority Critical patent/CN114115446A/en
Publication of CN114115446A publication Critical patent/CN114115446A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/14—Time supervision arrangements, e.g. real time clock
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q10/00—Administration; Management
    • G06Q10/08—Logistics, e.g. warehousing, loading or distribution; Inventory or stock management
    • G06Q10/087—Inventory or stock management, e.g. order filling, procurement or balancing against orders
    • G06Q10/0875—Itemisation or classification of parts, supplies or services, e.g. bill of materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Business, Economics & Management (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Economics (AREA)
  • General Physics & Mathematics (AREA)
  • Development Economics (AREA)
  • Finance (AREA)
  • Accounting & Taxation (AREA)
  • General Engineering & Computer Science (AREA)
  • Entrepreneurship & Innovation (AREA)
  • Human Resources & Organizations (AREA)
  • Marketing (AREA)
  • Operations Research (AREA)
  • Quality & Reliability (AREA)
  • Strategic Management (AREA)
  • Tourism & Hospitality (AREA)
  • General Business, Economics & Management (AREA)
  • Electric Clocks (AREA)

Abstract

The embodiment of the disclosure provides a method for sharing a real-time clock and a data processing device, wherein the data processing device comprises a plurality of devices needing to acquire real-time, a CPLD and an RTC, the plurality of devices needing to acquire the real-time comprise a first device and a second device, and the RTC is used for providing the real-time, and the method comprises the following steps: responding to the first device, the second device and the RTC being connected to the CPLD, and electrifying and starting the data processing equipment; the CPLD accesses the RTC to acquire real-time; the first device and the second device access the CPLD to acquire real-time. According to the technical scheme of the embodiment of the disclosure, the defect that each device in a system composed of a plurality of devices needing to acquire the real-time in the prior art needs a corresponding RTC to provide the real-time for the device is avoided, the complexity of the system composed of the plurality of devices needing to acquire the real-time is reduced, and meanwhile, the cost is reduced.

Description

Method for sharing real-time clock and data processing equipment
Technical Field
The technical scheme of the disclosure relates to the technical field of internet, in particular to a method for sharing a real-time clock and data processing equipment.
Background
In the internet era, links such as data transceiving, traffic exchange, data processing and the like are indispensable. In these links, data processing equipment occupies a crucial position. With the increasing demand for information exchange and the rapid development of the internet, the speed and magnitude of data traffic exchange are increasing day by day, and the data Processing device of a CPU (Central Processing Unit) system is becoming more and more sensitive in the face of such a large-scale and high-rate traffic Processing, and thus, a multi-CPU system data Processing device should come into play.
Typically, each CPU needs to acquire the current system time. In order to meet the requirement, in the prior art, each CPU peripheral circuit in the multi-CPU system is configured with a Real Time Clock (RTC) for respectively providing Real Time for the corresponding CPU. In this structure, since each CPU needs to configure one RTC, the design of the multi-CPU system is complicated, and the cost of BOM (Bill of Material) is high.
Disclosure of Invention
In view of this, the embodiments of the present disclosure provide a method for sharing a real-time clock and a data processing device.
Specifically, the embodiment of the present disclosure is implemented by the following technical solutions:
according to a first aspect of the present disclosure, a method of sharing a real-time clock is provided, the method of sharing a real-time clock comprising:
responding to the first device, the second device and the RTC being connected to the CPLD, and electrifying and starting the data processing equipment;
the CPLD accesses the RTC to acquire the real-time;
and the first device and the second device access the CPLD to acquire the real-time.
According to a second aspect of the present disclosure, there is provided a data processing apparatus comprising:
the device comprises a plurality of devices needing to acquire real-time, a CPLD and an RTC, wherein the devices needing to acquire real-time comprise a first device and a second device, the RTC is used for providing the real-time, and the first device, the second device and the RTC are all connected with the CPLD;
the CPLD is used for accessing the RTC and acquiring the real-time;
and the first device or the second device is used for accessing the CPLD and acquiring the real-time.
According to the method for sharing a real-time clock and the data processing Device provided by the embodiment of the disclosure, one RTC is accessed by the CPLD (Complex Programmable Logic Device) to obtain the real-time, and the real-time is stored in the CPLD, so that a plurality of devices connected with the CPLD can obtain the real-time by accessing the CPLD, the defect that each Device in a system composed of a plurality of devices needing to obtain the real-time in the prior art needs one corresponding RTC to provide the real-time for the RTC is avoided, the complexity of the system composed of the devices needing to obtain the real-time is reduced, and the BOM cost is reduced.
The embodiments of the present disclosure are described in further detail below with reference to the accompanying drawings and embodiments.
Drawings
In order to more clearly illustrate one or more embodiments of the present disclosure or technical solutions in related arts, reference will be made to the following briefly introduced drawings which are used in the description of the embodiments or related arts, and obviously, the drawings in the following description are only some embodiments described in one or more embodiments of the present disclosure, and for those skilled in the art, other drawings can be obtained according to the drawings without inventive exercise:
FIG. 1 is a flow chart of a method of sharing a real-time clock provided in accordance with an exemplary embodiment of the present disclosure;
FIG. 2 is a flow chart of yet another method of sharing a real-time clock provided in accordance with an exemplary embodiment of the present disclosure;
FIG. 3 is a schematic block diagram of a data processing apparatus provided in accordance with an exemplary embodiment of the present disclosure;
fig. 4 is a schematic structural diagram of another data processing device provided in accordance with an exemplary embodiment of the present disclosure.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The implementations described in the exemplary embodiments below are not intended to represent all implementations consistent with the present disclosure. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the present disclosure, as detailed in the appended claims.
Meanwhile, it should be understood that the sizes of the respective portions shown in the drawings are not drawn in an actual proportional relationship for the convenience of description.
The terminology used in the present disclosure is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used in this disclosure and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should also be understood that the term "and/or" as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.
It is to be understood that although the terms first, second, third, etc. may be used herein to describe various information, such information should not be limited to these terms. These terms are only used to distinguish one type of information from another. For example, first information may also be referred to as second information, and similarly, second information may also be referred to as first information, without departing from the scope of the present disclosure. The word "if" as used herein may be interpreted as "at … …" or "when … …" or "in response to a determination", depending on the context.
The embodiment of the disclosure provides a method for sharing a real-time clock, which solves the problems that in the related art, each device in a system composed of a plurality of devices needing to acquire real-time needs a corresponding RTC to provide real-time for the RTC, so that the system composed of the plurality of devices needing to acquire the real-time has a complex structure and the BOM cost is high.
The method of the embodiments of the present disclosure is explained in detail below with reference to the drawings.
Fig. 1 is a flowchart of a method for sharing a real-time clock according to an exemplary embodiment of the present disclosure. The method is used for data processing equipment which comprises a plurality of devices needing to acquire real-time, a CPLD and an RTC, wherein the plurality of devices needing to acquire real-time comprise a first device and a second device, and the RTC is used for providing the real-time. As shown in fig. 1, the exemplary embodiment method may include the following processes:
and S101, responding to the situation that the first device, the second device and the RTC are connected to the CPLD, and electrifying and starting the data processing equipment.
Wherein the data processing device is powered by a motherboard power supply.
The RTC is an integrated circuit, commonly referred to as a clock chip. Real-time clock chips are one of the most widely used consumer electronics products in daily life. The real-time clock chip provides accurate real-time for people or provides an accurate time reference for an electronic system, and at present, a crystal oscillator with higher precision is mostly adopted as a clock source for the real-time clock chip.
The CPLD is a complex programmable logic device with high density, high speed and low power consumption, which is formed by adopting programming technologies such as CMOS EPROM, EEPROM, flash memory, SRAM and the like.
In an optional example, the plurality of devices that need to obtain the real-time may be a plurality of CPUs that need to obtain the real-time, or may be a plurality of BMCs (Baseboard management controllers) that need to obtain the real-time.
In an alternative example, the first device, the second device, and the RTC each have an I2C interface, and since the CPLD is a programmable logic device, an I2C interface may also be configured for the CPLD. The first device, the second device and the RTC may then be connected to the CPLD via the I2C bus. The I2C bus is a simple, bidirectional two-wire synchronous serial bus that requires only two wires to transfer information between devices connected to the I2C bus.
And step S102, the CPLD accesses the RTC to acquire the real-time.
In this example, the CPLD may obtain the real-time from the RTC, which may provide the real-time to the CPLD. In general, the above-described function implemented by the CPLD is referred to as a Master function (Master function), and the above-described function implemented by the RTC is referred to as a Slave function (Slave function).
In one optional example, the CPLD may include a plurality of modules, wherein the plurality of modules includes a first module and a second module.
When the CPLD implements the Master function, the obtained real-time may be stored in the first module and the second module, respectively.
The first module and the second module correspond to a block of memory space in the CPLD, and the memory space may be generally referred to as a register.
And step S103, the first device and the second device access the CPLD to acquire the real-time.
In this example, the first device and the second device may obtain the real-time by accessing the CPLD, which may provide the real-time to the first device and the second device. Generally, the above-mentioned function implemented by the first device or the second device is referred to as a Master function, and the above-mentioned function implemented by the CPLD is referred to as a Slave function.
In an optional example, the CPLD may include a plurality of modules, where the plurality of modules includes a first module and a second module, and the first device is connected to the first module and the second device is connected to the second module.
Specifically, a plurality of I2C interfaces may be configured for the CPLD, where the plurality of I2C interfaces include a first I2C interface and a second I2C interface, the first device may be connected to the first module through the first I2C interface, and the second device may be connected to the second module through the second I2C interface.
When the Master function is realized, the first device can access a first module connected with the first device to acquire the real-time. When the Master function is realized by the second device, the second device can access a second module connected with the second device to acquire the real-time.
In this example, the first device accesses the first module connected to the first device to obtain the real-time, the second device accesses the second module connected to the second device to obtain the real-time, and the first module and the second module in the CPLD may work independently, so as to avoid a conflict between the first device and the second device when the Master function is implemented.
In an optional example, the CPLD may continuously access the RTC, obtain the real-time, and update the obtained real-time in the first module and the second module in real time, thereby ensuring that the real-time obtained by the first device from the first module connected to the first device and the real-time obtained by the second device from the second module connected to the second module have higher accuracy.
In an optional example, the addresses of the first and second modules may be set to the same address as the address of the RTC.
In this example, the addresses of the first module and the second module are set to be the same as the address of the RTC, and the first device or the second device may be equivalent to the existing technical solution, that is, the first device peripheral circuit configures one RTC for providing real time for the first device peripheral circuit, and the second device peripheral circuit configures one RTC for providing real time for the second device peripheral circuit. In this case, the operation of reconfiguring the first device and the second device may not be required, which reduces the number of operation steps and saves time.
In the method for sharing a real-time clock of this embodiment, the CPLD accesses one RTC to obtain the real-time, and the real-time is stored in the CPLD, so that a plurality of devices connected to the CPLD can access the CPLD to obtain the real-time, thereby avoiding a disadvantage that each device in a system composed of a plurality of devices requiring the acquisition of the real-time in the prior art needs one corresponding RTC to provide the real-time for the device, and reducing the complexity of the system composed of a plurality of devices requiring the acquisition of the real-time and the BOM cost.
Fig. 2 is a flowchart of another method for sharing a real-time clock according to an exemplary embodiment of the disclosure. The method is used for data processing equipment, the data processing equipment comprises a plurality of devices needing to acquire real-time, a CPLD and a real-time clock RTC, and also comprises a power supply device connected with the RTC, the devices needing to acquire real-time comprise a first device and a second device, and the RTC is used for providing the real-time. In the description of the present embodiment, the same steps as those in any of the foregoing embodiments will be briefly described, and detailed descriptions thereof will be omitted, so that reference may be made to any of the foregoing embodiments. As shown in fig. 2, the method of this embodiment may include the following processes:
step S201, in response to that the first device, the second device and the RTC are all connected to the CPLD, and the RTC is connected to a power supply device, the data processing apparatus is powered on and started.
The power supply device is used for supplying power to the RTC when the data processing equipment is powered off, so that the time of the RTC real-time clock is maintained not to be lost. In the data processing device, an electronic component may be further included, and in an optional example, the electronic component may be a diode. Under the control of the diode, when the main board power supply works normally, because the voltage of the main board power supply is higher than the voltage of the power supply device, the RTC is supplied with power by the main board power supply, and the power supply device can not supply power to the RTC any more.
In an alternative example, the power supply may be a button cell.
Step S202, the first device configures real time for the RTC through the CPLD.
The data processing equipment can be subjected to performance test by related technicians before leaving a factory, at this time, the operation of configuring the real-time for the RTC can be completed, and the operation of configuring the real-time for the RTC can be performed only once at this time.
In an optional example, the first device may acquire the real-time through other networking equipment, or may manually input the real-time to the first device according to networking equipment such as a mobile phone and a computer, and after receiving the real-time, the first device issues the real-time to the CPLD, and the CPLD issues the received real-time to the RTC, where the operation of configuring the real-time for the RTC by the first device is completed.
Step S203, the CPLD accesses the RTC to obtain the real-time.
And step S204, the first device and the second device access the CPLD to acquire the real-time.
In the method for sharing a real-time clock according to this embodiment, before the CPLD accesses the RTC and acquires the real-time, the first device configures the real-time for the RTC, so that an access conflict between multiple devices, which is caused by configuring real-time for the RTC by multiple devices at the same time, is avoided. In addition, in the method for sharing a real-time clock in this embodiment, a power supply facility is further added to the data processing device, so that power can be supplied to the RTC when the data processing device is powered off, and thus the real-time in the RTC can be maintained without being lost. The real-time is acquired by accessing one RTC through the CPLD, and the real-time is stored in the CPLD, so that a plurality of devices connected with the CPLD can acquire the real-time by accessing the CPLD, the pressure of wiring layout in the hardware design of a system consisting of a plurality of devices needing to acquire the real-time is relieved, and meanwhile, the stability of the system is enhanced due to the reduction of the number of RTCs in the system.
Fig. 3 is a schematic structural diagram of a data processing apparatus according to an exemplary embodiment of the present disclosure, as shown in fig. 3, the data processing apparatus may include a plurality of devices that need to acquire real-time, a CPLD31 and an RTC32, where the plurality of devices that need to acquire real-time include a first device 33 and a second device 34, the RTC32 is configured to provide the real-time, and the first device 33, the second device 34 and the RTC32 are all connected to the CPLD 31.
The CPLD31 is configured to access the RTC32 and obtain the real-time;
the first device 33 or the second device 34 is configured to access the CPLD31 to obtain the real-time.
Optionally, the CPLD31 includes a plurality of modules therein, where the plurality of modules includes a first module and a second module;
the CPLD31, when configured to access the RTC32 and acquire the real-time, includes:
the CPLD31 accesses the RTC32, acquires the real-time, and stores the acquired real-time in the first module and the second module, respectively.
Optionally, the first device 33 is connected to the first module, and the second device 34 is connected to the second module;
when the first device 33 or the second device 34 is used to access the CPLD31 and obtain the real-time, it includes:
the first device 33 accesses the first module to obtain the real-time, and the second device 34 accesses the second module to obtain the real-time.
Fig. 4 is a schematic structural diagram of another data processing apparatus provided in an exemplary embodiment of the present disclosure, and as shown in fig. 4, the data processing apparatus includes, in addition to a plurality of devices that need to acquire real time, a CPLD31 and an RTC32, a power supply device 45 connected to the RTC, where the plurality of devices that need to acquire real time include a first device 33 and a second device 34, the RTC32 is configured to provide the real time, and the first device 33, the second device 34 and the RTC32 are all connected to the CPLD 31.
The CPLD31 is configured to access the RTC32 and obtain the real-time;
the first device 33 or the second device 34 is configured to access the CPLD31 to obtain the real-time;
the power supply facility 45 is configured to supply power to the RTC 32.
Optionally, the power supply device 45 includes a button battery;
the power supply device 45 is configured to supply power to the RTC32, and includes:
the button battery is used for supplying power to the RTC 32.
Optionally, the CPLD31 is configured to access the RTC32, and further includes, before acquiring the real-time:
the first device 33 is configured to configure real-time for the RTC32 through the CPLD 31.
Embodiments of the subject matter and the functional operations described in this specification can be implemented in: digital electronic circuitry, tangibly embodied computer software or firmware, computer hardware including the structures disclosed in this specification and their structural equivalents, or a combination of one or more of them. Embodiments of the subject matter described in this specification can be implemented as one or more computer programs, i.e., one or more modules of computer program instructions, encoded on a tangible, non-transitory program carrier for execution by, or to control the operation of, data processing apparatus. Alternatively or additionally, the program instructions may be encoded on an artificially generated propagated signal, e.g., a machine-generated electrical, optical, or electromagnetic signal, that is generated to encode and transmit information to suitable receiver apparatus for execution by the data processing apparatus. The computer storage medium may be a machine-readable storage device, a machine-readable storage substrate, a random or serial access memory device, or a combination of one or more of them.
Computer-readable media suitable for storing computer program instructions and data include all forms of non-volatile memory, media and memory devices, including by way of example semiconductor memory devices (e.g., EPROM, EEPROM, and flash memory devices), magnetic disks (e.g., an internal hard disk or a removable disk), magneto-optical disks, and CD ROM and DVD-ROM disks. The processor and the memory can be supplemented by, or incorporated in, special purpose logic circuitry.
The embodiments in the present specification are described in a progressive manner, and the same and similar parts among the embodiments are referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, for the data processing apparatus embodiment, since it is substantially similar to the method embodiment, the description is relatively simple, and for the relevant points, reference may be made to part of the description of the method embodiment.
While this specification contains many specific implementation details, these should not be construed as limitations on the scope of any invention or of what may be claimed, but rather as descriptions of features specific to particular embodiments of particular inventions. Certain features that are described in this specification in the context of separate embodiments can also be implemented in combination in a single embodiment. In other instances, features described in connection with one embodiment may be implemented as discrete components or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a subcombination or variation of a subcombination.
Thus, particular embodiments of the subject matter have been described. Other embodiments are within the scope of the following claims. In some cases, the actions recited in the claims can be performed in a different order and still achieve desirable results. Further, the processes depicted in the accompanying figures do not necessarily require the particular order shown, or sequential order, to achieve desirable results. In some implementations, multitasking and parallel processing may be advantageous.
The above description is only exemplary of the present disclosure and should not be taken as limiting the disclosure, as any modification, equivalent replacement, or improvement made within the spirit and principle of the present disclosure should be included in the scope of the present disclosure.

Claims (10)

1. A method for sharing real-time clock, the method being used in a data processing apparatus, the data processing apparatus comprising a plurality of devices requiring real-time acquisition, a complex programmable logic device, CPLD, and a real-time clock, RTC, wherein the plurality of devices requiring real-time acquisition comprise a first device and a second device, and the RTC is used for providing the real-time clock, the method comprising:
responding to the first device, the second device and the RTC being connected to the CPLD, and electrifying and starting the data processing equipment;
the CPLD accesses the RTC to acquire the real-time;
and the first device and the second device access the CPLD to acquire the real-time.
2. The method according to claim 1, wherein the data processing apparatus further comprises a power supply means connected to the RTC;
the method further comprises the following steps:
the power supply device supplies power to the RTC.
3. The method of claim 2, wherein the power supply comprises a button cell;
the power supply device supplies power to the RTC, and comprises:
the button battery supplies power to the RTC.
4. The method of claim 1, wherein the CPLD includes a plurality of modules, wherein the plurality of modules includes a first module and a second module;
the accessing, by the CPLD, the RTC and acquiring the real-time includes:
and the CPLD accesses the RTC, acquires the real-time and respectively stores the acquired real-time in the first module and the second module.
5. The method of claim 4, wherein the first device is connected to the first module and the second device is connected to the second module;
the accessing of the CPLD by the first device and the second device to obtain the real-time includes:
the first device accesses the first module to obtain the real-time, and the second device accesses the second module to obtain the real-time.
6. The method of claim 4, wherein the addresses of the first module and the second module are the same as the address of the RTC.
7. The method of claim 1, wherein the CPLD accesses the RTC and, prior to obtaining the real-time, the method further comprises:
the first device configures real-time for the RTC through the CPLD.
8. A data processing apparatus, characterized in that the apparatus comprises:
the device comprises a plurality of devices needing to acquire real-time, a CPLD and an RTC, wherein the devices needing to acquire real-time comprise a first device and a second device, the RTC is used for providing the real-time, and the first device, the second device and the RTC are all connected with the CPLD;
the CPLD is used for accessing the RTC and acquiring the real-time;
and the first device or the second device is used for accessing the CPLD and acquiring the real-time.
9. The apparatus of claim 8, further comprising a power supply connected to the RTC;
the power supply device is used for supplying power to the RTC.
10. The apparatus of claim 9, wherein the power supply comprises a button cell.
CN202111444011.5A 2021-11-30 2021-11-30 Method for sharing real-time clock and data processing equipment Pending CN114115446A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111444011.5A CN114115446A (en) 2021-11-30 2021-11-30 Method for sharing real-time clock and data processing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111444011.5A CN114115446A (en) 2021-11-30 2021-11-30 Method for sharing real-time clock and data processing equipment

Publications (1)

Publication Number Publication Date
CN114115446A true CN114115446A (en) 2022-03-01

Family

ID=80368581

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111444011.5A Pending CN114115446A (en) 2021-11-30 2021-11-30 Method for sharing real-time clock and data processing equipment

Country Status (1)

Country Link
CN (1) CN114115446A (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201262720Y (en) * 2008-09-24 2009-06-24 上海国宽信息科技有限公司 Real time clock circuit
CN202661919U (en) * 2012-05-21 2013-01-09 珠海市杰理科技有限公司 Real-time clock low power consumption control circuit realized by system on chip
CN203313199U (en) * 2013-06-03 2013-11-27 刘庆依 Intelligent electronic device IEEE C37.238 time synchronization system
US20140095918A1 (en) * 2012-09-28 2014-04-03 Per Ståhl Method and Apparatus for Maintaining Secure Time
CN107315449A (en) * 2017-06-29 2017-11-03 华为技术有限公司 The method of computer equipment, the method for read access time and write time
CN110362152A (en) * 2019-06-28 2019-10-22 苏州浪潮智能科技有限公司 A kind of synchronization system and method for system hardware time and BMC hardware timeout
CN112148065A (en) * 2019-06-28 2020-12-29 华为技术有限公司 Time synchronization method and server
CN112947678A (en) * 2021-02-09 2021-06-11 南方电网科学研究院有限责任公司 SoC dual-core system clock synchronization method and device
CN214225796U (en) * 2021-02-22 2021-09-17 浙江大华技术股份有限公司 Time synchronization circuit

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201262720Y (en) * 2008-09-24 2009-06-24 上海国宽信息科技有限公司 Real time clock circuit
CN202661919U (en) * 2012-05-21 2013-01-09 珠海市杰理科技有限公司 Real-time clock low power consumption control circuit realized by system on chip
US20140095918A1 (en) * 2012-09-28 2014-04-03 Per Ståhl Method and Apparatus for Maintaining Secure Time
CN203313199U (en) * 2013-06-03 2013-11-27 刘庆依 Intelligent electronic device IEEE C37.238 time synchronization system
CN107315449A (en) * 2017-06-29 2017-11-03 华为技术有限公司 The method of computer equipment, the method for read access time and write time
CN110362152A (en) * 2019-06-28 2019-10-22 苏州浪潮智能科技有限公司 A kind of synchronization system and method for system hardware time and BMC hardware timeout
CN112148065A (en) * 2019-06-28 2020-12-29 华为技术有限公司 Time synchronization method and server
CN112947678A (en) * 2021-02-09 2021-06-11 南方电网科学研究院有限责任公司 SoC dual-core system clock synchronization method and device
CN214225796U (en) * 2021-02-22 2021-09-17 浙江大华技术股份有限公司 Time synchronization circuit

Similar Documents

Publication Publication Date Title
US9792249B2 (en) Node card utilizing a same connector to communicate pluralities of signals
KR101428332B1 (en) Boundary scan chain for stacked memory
CN100470448C (en) Method, apparatus and system for enabling and disabling voltage regulator controllers
CN104321824B (en) The noncontact stress test equipment of memory I/O Interface, method and system
US10698464B2 (en) Multi-element memory device with power control for individual elements
US20190235858A1 (en) Apparatus and method for configuring or updating programmable logic device
KR101487181B1 (en) Incorporating an independent logic block in a system-on-a-chip
US8831021B2 (en) System and method for dynamically configurable multi-window divergent protocol bridge
EP3108323B1 (en) Apparatus, system and method to provide platform support for multiple memory technologies
TW201535402A (en) Systems, methods, and apparatus for main memory with non-volatile type memory modules, and related technologies
US20120266029A1 (en) Arrangement for processing trace data information, integrated circuits and a method for processing trace data information
CN103729493A (en) Layout method for printed circuit board
CN108304334B (en) Application processor and integrated circuit including interrupt controller
EP3819746A1 (en) Adaptive voltage scaling scanning method and associated electronic device
CN101196819B (en) Method for chip self-adapting start equipment of system on chip
KR102101840B1 (en) Universal serial interface and semiconductor device comprising the same
US20150113187A1 (en) Server System
KR20160067595A (en) Method for operating semiconductor device
US20150177816A1 (en) Semiconductor integrated circuit apparatus
US20160233922A1 (en) Reconfigurable repeater system
CN114115446A (en) Method for sharing real-time clock and data processing equipment
CN105095149A (en) Batched processing method and device for system-on-chip parameters
US20150161047A1 (en) Multi-core cpu system for adjusting l2 cache character, method thereof, and devices having the same
US20150006767A1 (en) Universal serial interface and semiconductor device including the same
CN110741359A (en) System and method for changing slave identification of integrated circuit on shared bus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination