US20150113187A1 - Server System - Google Patents
Server System Download PDFInfo
- Publication number
- US20150113187A1 US20150113187A1 US14/146,011 US201414146011A US2015113187A1 US 20150113187 A1 US20150113187 A1 US 20150113187A1 US 201414146011 A US201414146011 A US 201414146011A US 2015113187 A1 US2015113187 A1 US 2015113187A1
- Authority
- US
- United States
- Prior art keywords
- switch
- chip
- baseboard management
- management controller
- slave devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000006870 function Effects 0.000 description 9
- 238000000034 method Methods 0.000 description 6
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
Definitions
- the invention relates to a server system, and particularly relates to a server system that may select a master device in an I2C bus.
- bus used in a server system, such as a parallel bus and a serial bus.
- a parallel bus transfers multiple hits simultaneously, which contrasts with a serial bus that transfers a single bit at a time.
- the parallel bus has more electrical conductors to transfer bits than that in the serial bus between integrated circuits. Therefore, the circuit structure of the parallel bus is complicated.
- An I2C (Inter-Integrated Circuit) bus is a serial bus for providing communication between integrated circuits.
- the I2C bus uses only two bidirectional lines to transfer data, so as to reduce the complexity of the circuit structure.
- the I2C bus is a multi-master bus, which allows a plurality of master devices in the bus.
- the present invention provides a server system that can select one of the master devices for each slave device to perform a function process.
- the invention provides a server system including a baseboard management controller and calculation modules.
- Each calculation module includes a system on chip, slave devices and a switch.
- the switch is connected with the baseboard management controller, the system on chip and the slave devices.
- the switch transfers an address included signal to select one of the slave devices to be connected with the switch.
- the switch switches between the baseboard management controller and the system on chip to be connected with one of the slave devices by a control signal.
- one of the slave devices is a memory
- the baseboard management controller when the server is on standby power status the baseboard management controller receive data in the memory through the switch, and when the server is powered on the switch switches the system on chip to receive data in the memory.
- one of the slave devices is a network interface controller
- the baseboard management controller monitors the temperature of the network interface controller
- the switch switches the system on chip to access the temperature of the network interface controller.
- one of the slave devices is a voltage regulator
- the voltage regulator supplies power to the system on chip and the system on chip accesses a voltage value of the voltage regulator
- the switch switches the baseboard management controller to monitor the temperature of the voltage regulator.
- he server system further comprises a demultiplexer.
- the baseboard management controller is connected with the calculation modules through the demultiplexer.
- the switch is a multiplexer.
- the baseboard management controller or the system on chip transfer the address included signal to the switch.
- the switch is connected with the baseboard management controller, the system on chip and the slave devices respectively by I2C bus.
- the baseboard management controller and the system on chip are master devices.
- control signal is provided by the baseboard management controller or system on chip.
- the slave devices are connected to the master devices through a switch.
- different master devices are selected to be connected with the slave devices respectively. Therefore, different functions are performed for the master devices.
- FIG. 1 illustrates a schematic view of a server system
- FIG. 2 illustrates a schematic view of a server system according to an embodiment of the invention.
- FIG. 3 illustrates a flow chart for selecting a slave device in an I2C bus according to an embodiment of the invention.
- FIG. 1 illustrates a schematic view of a server system.
- a server system 100 includes a baseboard management controller (BMC) 101 and a plurality of calculation modules 110 .
- Each calculation module 110 includes a system on chip (SOC) 102 and a plurality of slave devices, including a memory 103 , a voltage regulator 104 and a network interface controller 105 .
- the memory 103 , the voltage regulator 104 and the network interface controller 105 are connected to the SOC 102 through an I2C bus.
- the memory 103 provides configuration information for SOC 102 and BMC 101 .
- the voltage regulator 104 provides kernel voltage for the SOC 102 .
- the network interface controller 105 helps the SOC 102 to be connected to the network.
- the SOC 102 accesses the configuration information in the memory 103
- the memory 103 include serial presence detect (SPD) to stores the configuration information of the memory, for example, the capacity, the chip manufacturer, memory module manufacturer and working speed. Accordingly, the memory 103 is a slave device of an I2C bus, and the SOC 102 is a master device of an I2C bus and transfer.
- the BMC 101 also needs to access the configuration information of the memory 103 to control the server 100 when the server 100 is on standby power status. Accordingly, the memory 103 is a slave device of an I2C bus, and the BMC 101 is a master device of an I2C bus.
- the SOC 102 may get parameter value of the voltage regulator 104 .
- the voltage regulator 104 is a slave device of an I2C bus
- the SOC 102 is a master device of an I2C bus.
- the BMC 101 needs to monitor the temperature of the voltage regulator 104 after the server 100 is powered on. Accordingly, the voltage regulator 104 is a slave device of an I2C bus, and the BMC 101 is a master device of an I2C bus.
- the SOC 102 accesses the temperature and parameter values of the network interface controller 105 .
- the network interface controller 105 is a slave device of an I2C bus
- the SOC 102 is a master device of an I2C bus
- the BMC 101 monitors the temperature of the network interface controller 105 .
- the network interface controller 105 is a slave device of an I2C bus
- the BMC 101 is a master device of an I2C bus.
- each of the memory 103 , the voltage regulator 104 and the network interface controller 105 may work as a slave device for the BMC 101 or the SOC 102 to perform a function.
- a switch is used to select the master device in a server.
- FIG. 2 illustrates a schematic view of a server system according to an embodiment of the invention.
- the server system 200 includes a baseboard management controller (BMC) 101 and a plurality of calculation modules 112 .
- Each calculation module 112 includes a system on chip (SOC) 102 , a switch 106 and a plurality of slave devices, including a memory 103 , a voltage regulator 104 and a network interface controller 105 .
- the switch 106 is connected with the memory 103 , the voltage regulator 104 , and the network interface controller 105 use the same one I2C bus port, the SOC 102 use one separate I2C bus port and the BMC 101 use another separate I2C bus port.
- SOC system on chip
- the memory 103 , the voltage regulator 104 , the network interface controller 105 are connected to the SOC 102 and the BMC 101 through the switch 106 .
- the memory 103 , the voltage regulator 104 or the network interface controller 105 use the I2C bus include address signal feature to be connected to one of the SOC 102 and the BMC 101 to work as a slave device to perform a function process.
- the control signal is provided by the BMC 101 or SOC 102 .
- the BMC 101 or the SOC 102 transfers an address included signal to the switch 106 .
- the switch 106 transfers an address included signal according to the address included signal to select one of the memory 103 , the voltage regulator 104 and the network interface controller 105 to connect with the switch 106 .
- the switch 106 switches between the BMC 101 and the SOC 102 to connect with the switch 106 by a control signal.
- the control signal is provided by the BMC 101 or SOC 102 .
- one of the memory 103 , the voltage regulator 104 and the network interface controller 105 can be connected to the BMC 101 or the SOC 102 to work as a slave device to perform a corresponding function process.
- the switch is a multiplexer.
- the switch 106 transfers an address included signal to select the voltage regulator 104 to supply power to the SOC 102 .
- the SOC 102 may monitor the voltage value of the voltage regulator 104 .
- a control signal switches the switch 106 to make the voltage regulator 104 to connect with the BMC 101 .
- the BMC 101 may monitor the temperature of the voltage regulator 104 .
- the switch 106 transfer an address included signal to select the memory 103 . Then, a control signal sequentially switches the switch 106 to make the SOC 102 and the BMC 101 sequentially connect to the memory 103 .
- the switch 106 the data in the memory 103 is respectively accessed by the SOC 102 and the BMC 101 .
- the BMC 101 receives data in the memory 103 through the switch 106 .
- the switch 106 switches the SOC 102 to receive data in the memory 103 .
- the switch 106 transfer an address included signal to select the network interface controller 105 to be connected to the BMC 101 . Then, the BMC 101 may monitor the temperature of the network interface controller 105 .
- a control signal switches the switch 106 to make the SOC 102 to be connected with the network interface controller 105
- the SOC 102 may access the temperature and PCIE related information of the network interface controller 105 .
- the server 200 further comprises a demultiplexer 107 .
- the BMC 101 may select one of the calculation modules 112 through the demultiplexer 107 .
- FIG. 3 illustrates a flow chart for selecting a slave device in an I2C bus according to an embodiment of the invention.
- the I2C bus comprises the memory 103 , the voltage regulator 104 and the network interface controller 105 working as slave devices and the BMC 101 and the SOC 102 working as master devices.
- a switch is disposed in the I2C bus.
- a switch 106 is disposed in the I2C bus to make the memory 103 , the voltage regulator 104 and the network interface controller 105 be connected to the SOC 102 and the BMC 101 through the switch 106 .
- the switch is switched to select one of the master devices to be connected with one of the slave devices.
- the switch is switched to select one of the SOC 102 and the BMC 101 to be connected with one of the memory 103 , the voltage regulator 104 and the network interface controller 105 to perform a function process.
- the slave devices are connected to the master devices through a switch.
- different master devices are selected to be connected with the slave devices respectively. Therefore, different functions are performed for the master devices.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
Abstract
Description
- This application claims priority to Chinese Application Serial Number 201310502882.7, filed Oct. 22, 2013, which is herein incorporated by reference.
- 1. Field of Invention
- The invention relates to a server system, and particularly relates to a server system that may select a master device in an I2C bus.
- 2. Description of Related Art
- There are many types of bus used in a server system, such as a parallel bus and a serial bus.
- Typically, a parallel bus transfers multiple hits simultaneously, which contrasts with a serial bus that transfers a single bit at a time. Concerning the bus architecture, the parallel bus has more electrical conductors to transfer bits than that in the serial bus between integrated circuits. Therefore, the circuit structure of the parallel bus is complicated. An I2C (Inter-Integrated Circuit) bus is a serial bus for providing communication between integrated circuits. The I2C bus uses only two bidirectional lines to transfer data, so as to reduce the complexity of the circuit structure. Moreover, the I2C bus is a multi-master bus, which allows a plurality of master devices in the bus.
- Therefore, there is a demand for a user to select a slave device to be connected with a master device in the I2C bus.
- Accordingly, the present invention provides a server system that can select one of the master devices for each slave device to perform a function process.
- The invention provides a server system including a baseboard management controller and calculation modules. Each calculation module includes a system on chip, slave devices and a switch. The switch is connected with the baseboard management controller, the system on chip and the slave devices. The switch transfers an address included signal to select one of the slave devices to be connected with the switch. The switch switches between the baseboard management controller and the system on chip to be connected with one of the slave devices by a control signal.
- In an embodiment, one of the slave devices is a memory, and when the server is on standby power status the baseboard management controller receive data in the memory through the switch, and when the server is powered on the switch switches the system on chip to receive data in the memory.
- In an embodiment, one of the slave devices is a network interface controller, the baseboard management controller monitors the temperature of the network interface controller, and the switch switches the system on chip to access the temperature of the network interface controller.
- In an embodiment, one of the slave devices is a voltage regulator, the voltage regulator supplies power to the system on chip and the system on chip accesses a voltage value of the voltage regulator, and the switch switches the baseboard management controller to monitor the temperature of the voltage regulator.
- In an embodiment, he server system further comprises a demultiplexer. The baseboard management controller is connected with the calculation modules through the demultiplexer.
- In an embodiment, the switch is a multiplexer.
- In an embodiment, the baseboard management controller or the system on chip transfer the address included signal to the switch.
- In an embodiment, the switch is connected with the baseboard management controller, the system on chip and the slave devices respectively by I2C bus.
- In an embodiment, the baseboard management controller and the system on chip are master devices.
- In an embodiment, the control signal is provided by the baseboard management controller or system on chip.
- Accordingly, the slave devices are connected to the master devices through a switch. By switching the switch, different master devices are selected to be connected with the slave devices respectively. Therefore, different functions are performed for the master devices.
- It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the invention as claimed.
- The invention can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:
-
FIG. 1 illustrates a schematic view of a server system; -
FIG. 2 illustrates a schematic view of a server system according to an embodiment of the invention; and -
FIG. 3 illustrates a flow chart for selecting a slave device in an I2C bus according to an embodiment of the invention. - Reference will now be made in detail to the present embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
-
FIG. 1 illustrates a schematic view of a server system. Aserver system 100 includes a baseboard management controller (BMC) 101 and a plurality ofcalculation modules 110. Eachcalculation module 110 includes a system on chip (SOC) 102 and a plurality of slave devices, including amemory 103, avoltage regulator 104 and anetwork interface controller 105. Thememory 103, thevoltage regulator 104 and thenetwork interface controller 105 are connected to theSOC 102 through an I2C bus. Thememory 103 provides configuration information for SOC 102 and BMC 101. Thevoltage regulator 104 provides kernel voltage for theSOC 102. Thenetwork interface controller 105 helps the SOC 102 to be connected to the network. - When the
server 100 is powered on, the SOC 102 accesses the configuration information in thememory 103, thememory 103 include serial presence detect (SPD) to stores the configuration information of the memory, for example, the capacity, the chip manufacturer, memory module manufacturer and working speed. Accordingly, thememory 103 is a slave device of an I2C bus, and theSOC 102 is a master device of an I2C bus and transfer. On the other hand, the BMC 101 also needs to access the configuration information of thememory 103 to control theserver 100 when theserver 100 is on standby power status. Accordingly, thememory 103 is a slave device of an I2C bus, and the BMC 101 is a master device of an I2C bus. Moreover, when thevoltage regulator 104 provides kernel voltage to theSOC 102 theSOC 102 may get parameter value of thevoltage regulator 104. Accordingly, thevoltage regulator 104 is a slave device of an I2C bus, and theSOC 102 is a master device of an I2C bus. The BMC 101 needs to monitor the temperature of thevoltage regulator 104 after theserver 100 is powered on. Accordingly, thevoltage regulator 104 is a slave device of an I2C bus, and the BMC 101 is a master device of an I2C bus. On the other hand, when thenetwork interface controller 105 is in working, theSOC 102 accesses the temperature and parameter values of thenetwork interface controller 105. Accordingly, thenetwork interface controller 105 is a slave device of an I2C bus, and theSOC 102 is a master device of an I2C bus. At the same time, the BMC 101 monitors the temperature of thenetwork interface controller 105. Accordingly, thenetwork interface controller 105 is a slave device of an I2C bus, and the BMC 101 is a master device of an I2C bus. In other words, in an I2C bus connection structure, each of thememory 103, thevoltage regulator 104 and thenetwork interface controller 105 may work as a slave device for the BMC 101 or theSOC 102 to perform a function. Accordingly, for performing different function processes for theBMC 101 or theSOC 102, a switch is used to select the master device in a server. -
FIG. 2 illustrates a schematic view of a server system according to an embodiment of the invention. Theserver system 200 includes a baseboard management controller (BMC) 101 and a plurality ofcalculation modules 112. Eachcalculation module 112 includes a system on chip (SOC) 102, aswitch 106 and a plurality of slave devices, including amemory 103, avoltage regulator 104 and anetwork interface controller 105. Theswitch 106 is connected with thememory 103, thevoltage regulator 104, and thenetwork interface controller 105 use the same one I2C bus port, theSOC 102 use one separate I2C bus port and theBMC 101 use another separate I2C bus port. That is, thememory 103, thevoltage regulator 104, thenetwork interface controller 105 are connected to theSOC 102 and theBMC 101 through theswitch 106. By using the control signal to switch the master I2C device between theSOC 102 and theBMC 101 in theswitch 106, thememory 103, thevoltage regulator 104 or thenetwork interface controller 105 use the I2C bus include address signal feature to be connected to one of theSOC 102 and theBMC 101 to work as a slave device to perform a function process. The control signal is provided by theBMC 101 orSOC 102. - In an embodiment, the
BMC 101 or theSOC 102 transfers an address included signal to theswitch 106. Theswitch 106 transfers an address included signal according to the address included signal to select one of thememory 103, thevoltage regulator 104 and thenetwork interface controller 105 to connect with theswitch 106. Moreover, theswitch 106 switches between theBMC 101 and theSOC 102 to connect with theswitch 106 by a control signal. The control signal is provided by theBMC 101 orSOC 102. In other words, by theswitch 106, one of thememory 103, thevoltage regulator 104 and thenetwork interface controller 105 can be connected to theBMC 101 or theSOC 102 to work as a slave device to perform a corresponding function process. In an embodiment, the switch is a multiplexer. For example, theswitch 106 transfers an address included signal to select thevoltage regulator 104 to supply power to theSOC 102. TheSOC 102 may monitor the voltage value of thevoltage regulator 104. At this time, a control signal switches theswitch 106 to make thevoltage regulator 104 to connect with theBMC 101. Then, theBMC 101 may monitor the temperature of thevoltage regulator 104. In another embodiment, theswitch 106 transfer an address included signal to select thememory 103. Then, a control signal sequentially switches theswitch 106 to make theSOC 102 and theBMC 101 sequentially connect to thememory 103. Therefore, through theswitch 106, the data in thememory 103 is respectively accessed by theSOC 102 and theBMC 101. For example, when theserver 100 is on standby power status, theBMC 101 receives data in thememory 103 through theswitch 106. When theserver 100 is powered on, theswitch 106 switches theSOC 102 to receive data in thememory 103. In further embodiment, theswitch 106 transfer an address included signal to select thenetwork interface controller 105 to be connected to theBMC 101. Then, theBMC 101 may monitor the temperature of thenetwork interface controller 105. Then, a control signal switches theswitch 106 to make theSOC 102 to be connected with thenetwork interface controller 105 For thenetwork interface controller 105 also connected withSOC 102 through PCIE port, Then, theSOC 102 may access the temperature and PCIE related information of thenetwork interface controller 105. Accordingly, by switching theswitch 106, one of thememory 103, thevoltage regulator 104 and thenetwork interface controller 105 can be connected to theBMC 101 or theSOC 102 to perform a corresponding function process. On the other hand, theserver 200 further comprises ademultiplexer 107. TheBMC 101 may select one of thecalculation modules 112 through thedemultiplexer 107. -
FIG. 3 illustrates a flow chart for selecting a slave device in an I2C bus according to an embodiment of the invention. Please refer to theFIG. 2 andFIG. 3 . In an embodiment, the I2C bus comprises thememory 103, thevoltage regulator 104 and thenetwork interface controller 105 working as slave devices and theBMC 101 and theSOC 102 working as master devices. First, instep 301, a switch is disposed in the I2C bus. For example, aswitch 106 is disposed in the I2C bus to make thememory 103, thevoltage regulator 104 and thenetwork interface controller 105 be connected to theSOC 102 and theBMC 101 through theswitch 106. Next, instep 302, the switch is switched to select one of the master devices to be connected with one of the slave devices. For example, the switch is switched to select one of theSOC 102 and theBMC 101 to be connected with one of thememory 103, thevoltage regulator 104 and thenetwork interface controller 105 to perform a function process. - Accordingly, the slave devices are connected to the master devices through a switch. By switching the switch, different master devices are selected to be connected with the slave devices respectively. Therefore, different functions are performed for the master devices.
- Although the present invention has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310502882.7A CN104571294A (en) | 2013-10-22 | 2013-10-22 | Server system |
CN201310502882 | 2013-10-22 | ||
CN201310502882.7 | 2013-10-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150113187A1 true US20150113187A1 (en) | 2015-04-23 |
US9411771B2 US9411771B2 (en) | 2016-08-09 |
Family
ID=52827208
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/146,011 Expired - Fee Related US9411771B2 (en) | 2013-10-22 | 2014-01-02 | Server system for switching master and slave devices |
Country Status (2)
Country | Link |
---|---|
US (1) | US9411771B2 (en) |
CN (1) | CN104571294A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107885682A (en) * | 2016-09-30 | 2018-04-06 | 深圳市祈飞科技有限公司 | A kind of system and method for configuring equipment network interface |
CN109450688A (en) * | 2018-11-14 | 2019-03-08 | 北京中电普华信息技术有限公司 | A kind of switching method and relevant apparatus of server |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9804980B2 (en) * | 2013-07-25 | 2017-10-31 | Dell Products, Lp | System management through direct communication between system management controllers |
KR102280734B1 (en) * | 2014-12-09 | 2021-07-21 | 삼성전자주식회사 | SYSTEM ON CHIP(SoC) AND MOBILE ELECTRONIC DEVICE INCLUDING THE SAME |
CN105468562B (en) * | 2015-11-13 | 2018-09-14 | 上海兆芯集成电路有限公司 | Chipset and server system |
CN110532196B (en) * | 2019-08-30 | 2021-10-01 | 英业达科技有限公司 | Complex programmable logic device with multi-address response and operation method |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050091438A1 (en) * | 2003-10-24 | 2005-04-28 | Sun Microsystems, Inc. | Exporting 12C controller interfaces for 12C slave devices using IPMI micro-controller |
US20070240019A1 (en) * | 2005-12-29 | 2007-10-11 | International Business Machines Corporation | Systems and methods for correcting errors in I2C bus communications |
US7721155B2 (en) * | 2007-06-27 | 2010-05-18 | International Business Machines Corporation | I2C failure detection, correction, and masking |
US7849244B2 (en) * | 2008-03-12 | 2010-12-07 | Inventec Corporation | Apparatus for resolving conflicts happened between two I2C slave devices with the same addressed address in computer system |
US20150046746A1 (en) * | 2013-08-09 | 2015-02-12 | American Megatrends, Inc. | Method for ensuring remediation of hung multiplexer bus channels |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6745270B1 (en) * | 2001-01-31 | 2004-06-01 | International Business Machines Corporation | Dynamically allocating I2C addresses using self bus switching device |
KR100696111B1 (en) * | 2005-07-15 | 2007-03-20 | 삼성전자주식회사 | Communication system |
CN101539900B (en) * | 2008-03-18 | 2011-08-24 | 英业达股份有限公司 | Device for solving conflict generated between two I<2>C slave devices with same addressing address |
CN101464848A (en) * | 2009-01-22 | 2009-06-24 | 成都市华为赛门铁克科技有限公司 | Serial bus expansion method and apparatus |
CN102023954B (en) * | 2009-09-17 | 2012-08-22 | 研祥智能科技股份有限公司 | Device with multiple I2C buses, processor, system main board and industrial controlled computer |
TWI432972B (en) | 2010-10-06 | 2014-04-01 | Inventec Corp | Server system and mehtod for using shared baseboard management controller |
CN202404585U (en) * | 2011-12-30 | 2012-08-29 | 大连捷成实业发展有限公司 | EDID (extended display identification data) transmission device for DVI (digital visual interface) |
-
2013
- 2013-10-22 CN CN201310502882.7A patent/CN104571294A/en active Pending
-
2014
- 2014-01-02 US US14/146,011 patent/US9411771B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050091438A1 (en) * | 2003-10-24 | 2005-04-28 | Sun Microsystems, Inc. | Exporting 12C controller interfaces for 12C slave devices using IPMI micro-controller |
US20070240019A1 (en) * | 2005-12-29 | 2007-10-11 | International Business Machines Corporation | Systems and methods for correcting errors in I2C bus communications |
US7721155B2 (en) * | 2007-06-27 | 2010-05-18 | International Business Machines Corporation | I2C failure detection, correction, and masking |
US7849244B2 (en) * | 2008-03-12 | 2010-12-07 | Inventec Corporation | Apparatus for resolving conflicts happened between two I2C slave devices with the same addressed address in computer system |
US20150046746A1 (en) * | 2013-08-09 | 2015-02-12 | American Megatrends, Inc. | Method for ensuring remediation of hung multiplexer bus channels |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107885682A (en) * | 2016-09-30 | 2018-04-06 | 深圳市祈飞科技有限公司 | A kind of system and method for configuring equipment network interface |
CN109450688A (en) * | 2018-11-14 | 2019-03-08 | 北京中电普华信息技术有限公司 | A kind of switching method and relevant apparatus of server |
Also Published As
Publication number | Publication date |
---|---|
CN104571294A (en) | 2015-04-29 |
US9411771B2 (en) | 2016-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9411771B2 (en) | Server system for switching master and slave devices | |
US8522064B2 (en) | Server system having mainboards | |
US7603501B2 (en) | Communication circuit of serial peripheral interface devices | |
US20160026606A1 (en) | Node card management in a modular and large scalable server system | |
CN111033435A (en) | System and method for port management | |
CN109155630A (en) | Overvoltage protection system and method | |
CN107111588A (en) | The data transfer of PCIe protocol is used via USB port | |
CN108604456A (en) | Multiple type of memory are supported in memory bank | |
US20190012288A1 (en) | Multi-node server platform with modularly replaceable cards | |
CN101533380A (en) | Multi-device connection system | |
US20120137159A1 (en) | Monitoring system and method of power sequence signal | |
AU2015271399A1 (en) | Super hub system and method thereof | |
CN109446145B (en) | Server mainboard I2C channel expansion chip, circuit and control method | |
CN104424072A (en) | Computer state monitoring system | |
CN104516751A (en) | Server system | |
US10289593B1 (en) | Hardware resource expansion system capable of assigning hardware addresses automatically | |
CN105703935A (en) | Server system with function of automatic switching of shared network | |
CA2989841A1 (en) | Power adapter, terminal device, charging system, and charging method | |
CN104219061B (en) | Request the method and device of power consumption state variation | |
US20130144457A1 (en) | Server system for updating heat dissipation solution | |
CN112947287A (en) | Control method, controller and electronic equipment | |
US20070101169A1 (en) | IC with dual communication interfaces | |
CN104750590A (en) | Server testing device | |
TWI510927B (en) | A server system | |
US20180032461A1 (en) | Control circuit board, micro-server, control system and control method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INVENTEC CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUANG, LAN;REEL/FRAME:031960/0623 Effective date: 20131028 Owner name: INVENTEC (PUDONG) TECHNOLOGY CORPORATION, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUANG, LAN;REEL/FRAME:031960/0623 Effective date: 20131028 |
|
ZAAA | Notice of allowance and fees due |
Free format text: ORIGINAL CODE: NOA |
|
ZAAB | Notice of allowance mailed |
Free format text: ORIGINAL CODE: MN/=. |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |