CN114078447A - Display driving circuit and method, display panel and display device - Google Patents

Display driving circuit and method, display panel and display device Download PDF

Info

Publication number
CN114078447A
CN114078447A CN202111416100.9A CN202111416100A CN114078447A CN 114078447 A CN114078447 A CN 114078447A CN 202111416100 A CN202111416100 A CN 202111416100A CN 114078447 A CN114078447 A CN 114078447A
Authority
CN
China
Prior art keywords
driving
display
goa
modules
group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202111416100.9A
Other languages
Chinese (zh)
Other versions
CN114078447B (en
Inventor
徐阳
蒋学兵
王海宏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Boe Display Technology Co ltd
BOE Technology Group Co Ltd
Original Assignee
Nanjing Boe Display Technology Co ltd
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Boe Display Technology Co ltd, BOE Technology Group Co Ltd filed Critical Nanjing Boe Display Technology Co ltd
Priority to CN202111416100.9A priority Critical patent/CN114078447B/en
Publication of CN114078447A publication Critical patent/CN114078447A/en
Application granted granted Critical
Publication of CN114078447B publication Critical patent/CN114078447B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits

Abstract

The application discloses a display driving circuit, a display driving method, a display panel and a display device, relates to the technical field of display, and can solve the problem of abnormal display caused by line-by-line level transmission delay in the display driving process due to electrical drift of a TFT in a GOA. A display driver circuit comprising: the driving module comprises a plurality of GOA driving units, and each GOA driving unit is used for driving at least one row of display pixels; the frame starting signal end is electrically connected with the driving module and used for providing a frame starting signal for the corresponding driving module.

Description

Display driving circuit and method, display panel and display device
Technical Field
The present disclosure relates to the field of display technologies, and in particular, to a display driving circuit, a display driving method, a display panel, and a display device.
Background
Most of the existing display panels adopt Gate On Array (GOA) instead of Gate IC (Gate driver chip) for display scan driving, which can save cost, shorten process time and realize narrow frame effect.
However, the TFT (Thin Film Transistor) in the GOA may drift electrically with the temperature rise and the long-time power-on, and the conventional display driving method may cause the row-by-row level propagation delay in the display driving process due to the electrical drift of the TFT in the GOA, thereby causing display abnormality.
Disclosure of Invention
The embodiment of the application provides a display driving circuit, a display driving method, a display panel and a display device, which can solve the problem of abnormal display caused by row-by-row level transmission delay in the display driving process due to electrical drift of a TFT in a GOA.
In a first aspect of embodiments of the present application, there is provided a display driving circuit, including:
the driving module comprises a plurality of GOA driving units, and each GOA driving unit is used for driving at least one row of display pixels;
the frame starting signal ends are electrically connected with the driving modules and used for providing frame starting signals for the corresponding driving modules.
In some embodiments, the number of said GOA driver cells within each said drive module is the same.
In some embodiments, each of the driving modules includes N GOA driving units connected in series, an output terminal of an nth-p GOA driving unit is connected to an input terminal of an nth-level GOA driving unit, and an output terminal of the nth-p GOA driving unit is used for connecting to the corresponding display pixel, where p is a natural number greater than 0, N is a natural number greater than or equal to 2, and p +1 ≦ N.
In some embodiments, the number of the driving modules is 2 × Q, two driving modules are in one group, one group of the driving modules is connected to the same display pixel, two driving modules in the same group are respectively disposed at two sides of the connected display pixel, the number of the frame start signal ends is 2 × Q, and two frame start signal ends are in one group; and the Q groups of frame starting signal ends are respectively connected with the input ends of the 1 st-level GOA driving unit and the p-level GOA driving unit of the Q groups of driving modules, wherein Q is more than or equal to 1 and less than or equal to Q, and Q is a natural number more than 1.
In some embodiments, the number of the frame start signal terminals and the number of the driving modules are Q, each driving module is connected to each row of the display pixels in a one-to-one correspondence manner, the qth frame start signal terminal is respectively connected to the input terminals of the 1 st-level GOA driving unit to the p-level GOA driving unit of the qth driving module, where Q is greater than or equal to 1 and is greater than or equal to Q, and Q is a natural number greater than 1.
In some embodiments, the GOA driving unit is configured to generate a scan driving waveform according to a pulse signal, and a start time of a rising edge of a timing waveform of the frame start signal provided by the qth group of the frame start signal end is the same as a start time of a rising edge of a scan driving waveform generated by the N-p +1 th GOA driving unit of the Q-1 th group of the driving modules, where Q is greater than or equal to 2 and less than or equal to Q.
In a second aspect of the embodiments of the present application, there is provided a display driving method applied to the display driving circuit according to the first aspect, the display driving method including:
detecting a display scanning driving instruction;
and sequentially providing frame starting signals to different driving modules according to the display scanning driving instruction.
In some embodiments, the sequentially providing frame start signals to different driving modules according to the display scan driving instruction includes:
controlling the 1 st group of the frame start signal ends to provide the frame start signals to the input ends of the 1 st group of the GOA driving units to the p-th GOA driving units of the driving modules according to the display scanning driving instruction, wherein the 1 st GOA driving unit generates scanning driving waveforms according to pulse signals under the action of the frame start signals;
and after the N-p +1 level GOA driving units of the Q-1 group of driving modules generate scanning driving waveforms, controlling the Q group of frame starting signal ends to provide frame starting signals to input ends of the 1 level GOA driving units to the p level GOA driving units of the Q group of driving modules, wherein Q is more than or equal to 2 and less than or equal to Q, Q is a natural number more than 1, p is a natural number more than 0, and N is a natural number more than or equal to 2.
In some embodiments, before controlling the qth group of the start signal terminals of the frame to provide the start signal to the input terminals of the 1 st to the p th GOA driving units of the q-1 th group of the driving modules after the nth-p +1 st GOA driving units of the q-1 th group of the driving modules generate the scanning driving waveform, the method further includes:
and controlling the rising edge starting time of the time sequence waveform of the frame starting signal provided by the q-th group of frame starting signal ends to be the same as the rising edge starting time of the scanning driving waveform generated by the N-p + 1-th GOA driving unit of the q-1-th group of driving modules.
In a third aspect of the embodiments of the present application, there is provided a display panel including:
a display driving circuit as described in the first aspect;
and the display pixels are electrically connected with the display driving circuit.
In a fourth aspect of the embodiments of the present application, there is provided a display device including:
a display panel as claimed in the third aspect.
According to the display driving circuit, the display driving method, the display panel and the display device, at least two driving modules are arranged, each driving module is internally provided with a plurality of GOA driving units, each G0A driving unit is used for generating scanning driving waveforms, and the scanning driving waveforms are used for driving display pixels; the number of frame start signal terminals corresponding to the number of frame start signal terminals for supplying the frame start signal to the driving module is also at least two, and each frame start signal terminal may supply the frame start signal once in each frame of the display picture, and thus, the plurality of GOA driving units for driving the display pixels may be divided into at least two driving modules, and the number of total GOA driving units is unchanged, under the action of the frame start signal, each drive module scans the drive waveform for at least half of the stage transmission times in the prior art, reduces the stage transmission times of the scan drive waveform, amplitude attenuation and delay of the scanning driving waveform in the stage transmission process can be weakened, so that the scanning driving waveform transmitted to the last GOA driving unit of each driving module can still start a TFT in the last GOA driving unit, picture display is not influenced, and abnormal display can be avoided. In addition, each frame start signal provides a waveform with the same amplitude, that is, amplitude attenuation and delay generated by the scanning driving signal stage of the previous driving module do not affect the frame start signal of the next driving module, so that the frame start signal received by each driving module is the most original amplitude, and the TFT of each GOA driving unit can be ensured to be turned on. The display driving circuit provided by the embodiment of the application can also improve the amplitude attenuation and delay of scanning driving waveforms of a large-size display panel caused by longer driving lines and more display pixels.
Drawings
Fig. 1 is a schematic structural block diagram of a display driving circuit provided in an embodiment of the present application;
fig. 2 is a schematic structural block diagram of another display driving circuit provided in an embodiment of the present application;
fig. 3 is a schematic block diagram of another display driving circuit provided in an embodiment of the present application;
fig. 4 is an equivalent circuit diagram of a GOA driving unit according to an embodiment of the present disclosure;
FIG. 5 is a timing diagram of a display driving circuit according to an embodiment of the present disclosure;
FIG. 6 is a timing diagram of another display driving circuit according to an embodiment of the present disclosure;
fig. 7 is a schematic block diagram of a display driving circuit according to an embodiment of the present application;
fig. 8 is a schematic flowchart of a display driving method according to an embodiment of the present application;
fig. 9 is a schematic structural diagram of a display panel according to an embodiment of the present disclosure;
fig. 10 is a schematic structural diagram of a display device according to an embodiment of the present application.
Detailed Description
In order to better understand the technical solutions provided by the embodiments of the present specification, the technical solutions of the embodiments of the present specification are described in detail below with reference to the drawings and specific embodiments, and it should be understood that the specific features in the embodiments and examples of the present specification are detailed descriptions of the technical solutions of the embodiments of the present specification, and are not limitations on the technical solutions of the embodiments of the present specification, and the technical features in the embodiments and examples of the present specification may be combined with each other without conflict.
In this document, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element. The term "two or more" includes the case of two or more.
Most of the existing display panels adopt GOA to replace Gate IC for display scanning driving, so that the cost can be saved, the process time can be shortened, and the effect of narrow frames can be realized. However, the TFTs in the GOA may drift electrically with the temperature rise and long time power-on, and the conventional display driving method may cause row-by-row delay in the display driving process due to the electrical drift of the TFTs in the GOA, thereby causing abnormal display.
The embodiment of the application provides a display driving circuit, a display driving method, a display panel and a display device, which can solve the problem of abnormal display caused by row-by-row level transmission delay in the display driving process due to electrical drift of a TFT in a GOA.
In a first aspect of an embodiment of the present application, a display driving circuit is provided, and fig. 1 is a schematic structural block diagram of the display driving circuit provided in the embodiment of the present application. As shown in fig. 1, the display driving circuit provided in the embodiment of the present application includes: at least two driving modules 100, each driving module 100 comprising a plurality of GOA driving units 101, each GOA driving unit 101 being configured to drive at least one row of display pixels 200; one GOA driving unit 101 may be used to drive one row of display pixels 200, and may also drive 2 rows or multiple rows of display pixels 200, which is not specifically limited in the embodiments of the present application. The display pixels 200 shown in fig. 1 may represent a row of display pixels, or a half row of display pixels, which is not particularly limited in the embodiments of the present application. At least two frame Start signal ends, where the frame Start signal ends may be in one-to-one correspondence with the driving modules 100, the number of the driving modules shown in fig. 1 is 2, and the number of the frame Start signal ends may also be two, and the frame Start signal ends are respectively a first frame Start signal end GSP1 and a second frame Start signal end GSP2, the frame Start signal ends are electrically connected with the driving modules 100, and the frame Start signal ends are used to provide a GSP (Gate Start Pulse, frame Start signal) to the corresponding driving modules 100. The frame start signal may provide pre-charge for the driving module 100, so that the GOA driving unit 101 extracts a scanning driving waveform from the pulse signal, if the GOA driving unit 101 is correspondingly connected to a row of display pixels 200, each GOA driving unit 101 provides a scanning driving waveform to a row of display pixels 200, and the scanning driving waveform is used as a scanning signal, which may implement progressive scanning of the display pixels 200, displaying a picture per frame, and providing a frame start signal to the correspondingly connected driving module 100 by the frame start signal terminal. It should be noted that the GOA driving unit 101 can be regarded as a shift register formed by connecting a plurality of MOS transistors, and is used for providing scanning signals to the display pixels. The number of the driving modules 100, the number of the frame start signal terminals, and the number of the display pixels 200 shown in fig. 1 are illustrative and not intended to be specific limitations of the embodiments of the present application.
Aiming at the prior art, each frame display picture provides a frame starting signal, a first GOA obtains a scanning driving waveform, namely a scanning signal, under the action of the frame starting signal according to a pulse signal, the scanning driving waveform output by the previous stage can be transmitted to the connected next stage GOA in a graded manner, a TFT in the GOA can generate electrical drift along with temperature rise and long-time electrification, the amplitude of the scanning driving waveform transmitted in a graded manner can be gradually attenuated, the attenuated amplitude is difficult to open the TFT with the electrical drift gradually, in addition, the time of the rising edge of the scanning driving waveform transmitted in a graded manner can be increased, the starting delay of the TFT can be easily caused, and abnormal display is caused. To solve the problems in the prior art, in the display driving circuit provided in the embodiment of the present application, at least two driving modules 100 are provided, the number of frame start signal ends corresponding to frame start signals provided to the driving modules 100 is also at least two, and each frame start signal end can provide a frame start signal once in each frame of a display picture, so that a plurality of GOA driving units 101 for driving display pixels 200 can be divided into at least two driving modules 100, and under the condition that the total number of GOA driving units 101 is not changed, the number of stages of scanning driving waveforms in a stage transmission process is reduced under the action of the frame start signal, amplitude attenuation and delay of the scanning driving waveforms in the stage transmission process can be weakened, even when the scanning driving waveforms are transmitted to the last GOA driving unit 101 of the current driving module 100, the scanning driving waveforms output from the second-last GOA driving unit 101 can still turn on TFTs in the last GOA driving unit 101, the display of the picture is not influenced, and the display abnormity can be avoided. Illustratively, the total number of the GOA driving units 101 in the display panel is 1080, the 1080 GOA driving units 101 are divided into two parts, namely two driving modules 100 and two corresponding frame start signal terminals, each driving module 100 scans and drives the waveform level transmission times to 539 times under the action of the corresponding frame start signal, whereas the scanning and driving signals of the 1080 GOA driving units 101 in the prior art need level transmission to 1079 times under the action of one frame start signal. In addition, in the large-size display panel in the prior art, because there are many display pixels and the driving line is long, amplitude attenuation and delay of the stage transmission of the scanning driving waveform also occur along with the increase of the stage transmission line.
In the display driving circuit provided by the embodiment of the application, by providing at least two driving modules 100, each driving module 100 is provided with a plurality of GOA driving units 101, each G0A driving unit is configured to generate a scanning driving waveform, and the scanning driving waveform is used for driving a display pixel; the number of corresponding frame start signal terminals for providing the frame start signal to the driving module 100 is also at least two, each frame start signal terminal can provide a frame start signal once in each frame of the display frame, thus, the plurality of GOA driving units 101 for driving the display pixels 200 can be divided into at least two driving modules 100, and under the condition that the total number of the GOA driving units 101 is not changed, under the action of the frame start signal, each driving module 100 can reduce the number of times of the level transmission of the scanning driving waveform to at least half of the number of times of the level transmission in the prior art, so as to reduce the number of the level transmission of the scanning driving waveform, weaken the amplitude attenuation and delay of the scanning driving waveform in the level transmission process, so that the scanning driving waveform transmitted to the last GOA driving unit 101 of each driving module 100 can still turn on the TFT in the last GOA driving unit 101, and does not affect the display of the frame, occurrence of display abnormality can be avoided. In addition, each frame start signal provides a waveform with the same amplitude, that is, the amplitude attenuation and delay generated by the scanning driving signal stage of the previous driving module 100 do not affect the frame start signal of the next driving module 100, so that the frame start signal received by each driving module 100 is the most original amplitude, and it can be ensured that the TFT of each GOA driving unit 101 can be turned on. The display driving circuit provided by the embodiment of the application can also improve the amplitude attenuation and delay of scanning driving waveforms of a large-size display panel caused by longer driving lines and more display pixels.
In some embodiments, the number of GOA driving units 101 in each driving module 100 is the same. The number of the GOA driving units 101 in each driving module 100 is the same, so that the number of the scanning driving waveforms in each driving module 100 for stage transmission is the same, and the amplitude attenuation and the delay degree of the scanning driving waveforms in the stage transmission process are the same, so that the display effects of the corresponding driving display pixels are the same, thereby avoiding the display picture difference of the corresponding display pixels of different driving modules 100, and not affecting the uniformity of the display picture.
In some embodiments, the driving module includes N GOA driving units connected in series, an output terminal of an N-p level GOA driving unit is connected to an input terminal of an nth level GOA driving unit, and an output terminal of the N-p level GOA driving unit is used for connecting to a corresponding display pixel, where p is a natural number greater than 0, N is a natural number greater than or equal to 2, and p +1 ≦ N.
For example, fig. 2 is a schematic structural block diagram of another display driving circuit provided in an embodiment of the present application. As shown in fig. 2, the driving module 100 may include a first driving module 110, where the first driving module 110 includes a 1 st-level GOA driving unit, a 2 nd-level GOA driving unit, a 3 rd-level GOA driving unit, and a 4 th-level GOA driving unit … (not shown in fig. 2), an output end of the 1 st-level GOA driving unit is connected to an input end of the 3 rd-level GOA driving unit, an output end of each of the GOA driving units is used for connecting to a corresponding display pixel, an output end of the 2 nd-level GOA driving unit is connected to an input end of the 4 th-level GOA driving unit, and so on. In the display driving circuit shown in fig. 2, when p is 2, the frame start signal of the first start-of-frame signal terminal GSP1 is simultaneously provided to the 1 st-level GOA driving unit and the 2 nd-level GOA driving unit, and since the 1 st-level GOA driving unit and the 2 nd-level GOA driving unit are connected with different pulse signals, the timing sequences of the scanning driving waveforms generated by the 1 st-level GOA driving unit and the 2 nd-level GOA driving unit are different (the start time of the rising edge is different), but the amplitudes of the waveforms are the same, and the scanning driving waveforms generated by the 1 st-level GOA driving unit and the 2 nd-level GOA driving unit can be used for driving display pixels in different rows. The first scanning driving waveform G1 is transmitted to the 3 rd level driving unit while the first scanning driving waveform G1 generated by the 1 st level GOA driving unit is provided to the corresponding display pixel, the 3 rd level driving unit controls the corresponding TFT to be turned on according to the third scanning driving waveform, the third scanning driving waveform G3 generated according to the corresponding pulse signal, the third scanning driving waveform G3 is transmitted to the 5 th level GOA driving unit while the third scanning driving waveform G3 is provided to the corresponding display pixel, and so on; while the second scanning driving waveform G2 generated by the 2 nd-level GOA driving unit is provided to the corresponding display pixel, the second scanning driving waveform G2 is transmitted to the 4 th-level GOA driving unit, the 4 th-level GOA driving unit generates the fourth scanning driving waveform G4, and so on, until the nth-level GOA driving unit generates the nth scanning driving waveform to drive the corresponding display pixel, the scanning driving waveform in the first driving module 110 is terminated, and the scanning driving waveform in the other driving modules is in the same level transmission principle. It should be noted that p may also take other numerical values, but is required to be a natural number greater than 0, and this application does not make any description.
The display driving circuit that this application embodiment provided, pass logic through setting up different grades, can adapt to different circuit designs, the interval that the grade was passed is more, p value is big more promptly, the pulse signal kind that needs is more, can further reduce the scanning drive waveform's that every frame initial signal corresponds the grade number of times that passes, p2 is p1 half of grade number of times that passes, then can be according to different circuit designs, further adaptability reduces the grade number of times, thereby further reduce the decay and the delay of scanning drive waveform, put high display effect, avoid taking place to show unusually.
In some embodiments, the number of the driving modules is 2 × Q, two driving modules are in a group, one group of the driving modules is connected to the same display pixel, two driving modules in the same group are respectively disposed at two sides of the connected display pixel 200, the number of the frame start signal ends is 2 × Q, and two frame start signal ends are in a group; and the Q-th group of frame starting signal ends are respectively connected with the 1 st-level GOA driving unit of the Q-th group of driving modules and the input end of the p-th-level GOA driving unit, wherein Q is more than or equal to 1 and less than or equal to Q, and Q is a natural number more than 1.
For example, fig. 3 is a schematic structural block diagram of another display driving circuit provided in an embodiment of the present application. The display driving circuit shown in fig. 3 belongs to bilateral driving, that is, the display driving circuit is disposed at two sides of the display pixel, and the display pixels in the same row are driven by two GOA driving units at two sides together. The display pixel shown in fig. 3 has 1080 rows, and the corresponding average is divided into three parts, which respectively correspond to 6 driving modules, the first group of driving modules includes two first driving modules 110, the second group of driving modules includes two second driving modules 120, the third group of driving modules includes two third driving modules 130, and each driving module includes 360 GOA driving units. The number of the frame start signal terminals is also 6, and the frame start signal terminals are respectively arranged at two sides of the display pixels. Two grade-1 GOA driving units of the first group of driving modules drive the display pixels in the first row, and the rest GOA driving units are similar; two grade-1 GOA driving units of the second group of driving modules drive the 361 th row of display pixels, and the rest GOA driving units are similar; the third group of driving modules drives the display pixels in the 721 st row by two GOA driving units in level 1, and so on. The first group of driving modules is connected with a first frame starting signal end GSP1, the second group of driving modules is connected with a second frame starting signal end GSP2, the third group of driving modules is connected with a third frame starting signal end GSP3, and each driving module is correspondingly connected with one frame starting signal end. The second driving module 120 generates a 361 st scanning driving waveform G361 by the 1 st GOA driving unit, a 362 th scanning driving waveform G362 by the 2 nd GOA driving unit, a 363 th scanning driving waveform G363 by the 3 rd GOA driving unit, a 364 th scanning driving waveform G364 by the 4 th GOA driving unit, and so on; the 1 st GOA driving unit of the third driving module 130 generates the 721 st scanning driving waveform G721, the 2 nd GOA driving unit generates the 722 nd scanning driving waveform G722, the 3 rd GOA driving unit generates the 723 th scanning driving waveform G723, the 4 th GOA driving unit generates the 724 th scanning driving waveform G724, and so on. Fig. 3 does not show the connection relationship between the clear signal line CLR, the first low-level signal line VSS1, the second low-level signal line VSS2, the first pulse signal line CK1, the second pulse signal line CK2, the third pulse signal line CK3 and the fourth pulse signal line CK4 with the GOA driving unit, because the lines are more and more complicated.
It should be noted that the scanning manner of the display driving includes a forward scanning and a reverse scanning, the forward scanning may be driving from the upper display pixels first, and the forward scanning may be scanning from top to bottom row by row, and the reverse scanning may be driving from the lower display pixels first, and the reverse scanning may be scanning from bottom to top row by row.
Exemplarily, fig. 4 is an equivalent circuit diagram of a GOA driving unit according to an embodiment of the present disclosure. As shown in fig. 4, taking p ═ 2 as an example to illustrate the circuit principle of the GOA driving unit, the input terminal is used to receive the n-2 th scanning driving waveform Gn-2 outputted by the GOA driving unit of the previous stage (the n-2 th GOA driving unit), and the output terminal is used to output the n-th scanning driving waveform Gn generated by the current GOA driving unit; the inputs of the GOA driver 1 and the GOA driver 2 receive the start of frame signals. Fig. 3 shows an equivalent circuit diagram of a shift register of 13T1C, where the source of the tenth MOS transistor M10 is connected to the mth pulse signal CKm, M is a natural number greater than 1, and as shown in fig. 2, M is 2; the source and the gate of the fifth MOS transistor M5 are both connected to the M-1 pulse signal CKm-1, the gate of the seventh MOS transistor M7 is connected to the M +1 pulse signal CKm +1, and the gate of the eleventh MOS transistor M11 is connected to the M +2 pulse signal CKm + 2; the grid electrode and the source electrode of the first MOS tube M1 are connected as input ends, a first capacitor C1 is arranged between the drain electrode and the output end of the first MOS tube M1, and the pre-charging of the GOA driving unit is the pre-charging of the first capacitor C1; the n-2 th scan driving waveform Gn-2 or the frame start signal accessed by the input terminal is used for controlling the opening or closing of the gate of the tenth MOS transistor M10, so that the n-th scan driving waveform Gn is generated according to the M-th pulse signal CKm; the gate of the ninth MOS transistor M9 is connected to the n +3 th scan driving waveform Gn +3, because the scan driving waveform is not transmitted into the n +3 th GOA driving unit, the n +3 th scan driving waveform Gn +3 output by the n +3 th GOA driving unit is at a low level, the gate of the ninth MOS transistor M9 of the last three-level GOA driving unit of each driving module is connected to the clear signal line CLR, the clear signal line CLR is pulled up once at the end of each frame of picture, i.e., jumps to a high level once, and the ninth MOS transistor M9 is turned on when jumping to a high level, so that the tenth MOS transistor M10 is turned off, and then jumps to a low level again, thereby playing a role of signal resetting of each frame of picture; the gate of the fourth MOS transistor M4A is connected to the first low-level signal line VSS1, and the first low-level signal line VSS1 only provides a low level for the gate of the fourth MOS transistor M4A of the previous three-stage GOA driving unit of each driving module; the gates of the second MOS transistor M2, the twelfth MOS transistor M12 and the third MOS transistor M3 are connected in series, and the gates connected in series are connected to a clearing signal line CLR; the gate of the sixth sub-MOS transistor M6A is connected to the input terminal, the gate of the sixth sub-MOS transistor M6 is connected to the first potential point PU, the source of the sixth sub-MOS transistor M6 is connected to the second potential point PD, the drain of the fourth sub-MOS transistor M4A is connected to the second low-level signal line VSS2, and the second low-level signal line VSS2 can provide a continuous low level; the gate of the eighth MOS transistor M8 is connected to the second potential point PD, and the source is connected to the first potential point PU.
For example, fig. 5 is a timing diagram of a display driving circuit according to an embodiment of the present disclosure. As shown in fig. 5, the low level value of VSS may be-8V, and the embodiment of the present application is not particularly limited. The timing chart shown in fig. 5 shows that P of the display driving circuit corresponding to the timing chart of the display driving circuit is 2, and the display pixels can be driven row by using the timing chart shown in fig. 5, and it should be noted that the 0 th scanning driving waveform G0 is a dummy driving waveform of a dummy driving unit, and precharge can be performed.
The display driving circuit provided by the embodiment of the application divides the modules of the GOA driving units on two sides of the display pixels under the driving mode of bilateral driving, and respectively accesses different frame starting signals, so that the level transmission times can be adaptively reduced according to different circuit designs, the attenuation and delay of scanning driving waveforms are further reduced, the display effect is improved, and abnormal display is avoided.
In some embodiments, the GOA driving unit is configured to generate a scan driving waveform according to the pulse signal, and a start time of a rising edge of a timing waveform of a frame start signal provided by the qth group of frame start signal terminals is the same as a start time of a rising edge of a scan driving waveform generated by the N-p +1 th GOA driving unit of the qth-1 group of driving modules, where Q is greater than or equal to 2 and less than or equal to Q.
For example, fig. 6 is a timing diagram of another display driving circuit provided in the embodiment of the present application. As shown in fig. 6, the pulse signals include a class a pulse signal CLA and a class B pulse signal CKB, where p is 1 in the level transmission manner illustrated in fig. 6, 1080 GOA driving units can be divided into two driving modules, which are the first driving module 110 and the second driving module 120, respectively, the 1 st-level GOA driving unit of the first driving module 110 generates a first scanning driving waveform G1 according to the class a pulse signal CLA under the action of the first frame start signal terminal GSP1, and the first scanning driving waveform G1 is transmitted to the 2 nd-level GOA driving unit, and so on. The 1 st-level GOA driving unit of the second driving module 120 generates a 541 st scanning driving waveform G541 according to the class-a pulse signal CLA under the action of the second frame start signal end GSP2, the 541 st scanning driving waveform G541 is transmitted to the 2 nd-level GOA driving unit, the 542 th scanning driving waveform G542 is transmitted to the 3 rd-level GOA driving unit, the 543 th scanning driving waveform G543 is transmitted to the 4 th-level GOA driving unit, and so on. When q is 2, the start time of the rising edge of the timing waveform corresponding to the second frame start signal received by the 1 st-stage GOA driving unit of the second driving module 120 is the same as the start time of the rising edge of the 540 th scanning driving waveform G540, that is, the scanning pulse waveforms between the first driving module 110 and the second driving module 120 are not in a cascade relationship, but the display pixels in the row 540 and the display pixels in the row 541 receive the scanning driving waveforms that need to be connected, so that the 541 st scanning driving waveform generated under the action of the second frame start signal can drive the display pixels in the row 541 st after the display pixels in the row 540 st are driven by the 540 th scanning driving waveform under the condition that the start time of the rising edge of the timing waveform corresponding to the second frame start signal is the same as the start time of the rising edge of the scanning driving waveform G540 st. It should be noted that, in the timing diagram of the display driving circuit shown in fig. 6, q is 1, an upward arrow between two adjacent GOA driving units represents a Reset signal, and as shown in fig. 4, a signal of Gn +3 in the display driving circuit with q being 2 can be seen as the Reset signal, and the signal of Gn +3 can make the scan driving waveform Gn output by the current GOA driving unit return to a low level, and the scan driving waveform between the adjacent driving modules does not carry out step transfer, but there is reverse step transfer of Gn +3 as the Reset signal. The downward arrow between two adjacent GOA driver units represents the level of Gn within the driver module.
The display driving circuit provided by the embodiment of the application realizes that the display pixels at the joint of two adjacent driving modules are continuously driven under the condition that the two adjacent driving modules do not have the level of the scanning driving waveform, and the normal display picture is not influenced by controlling the rising edge starting time of the time sequence waveform of the frame starting signal provided by the q-th group of frame starting signal ends to be the same as the rising edge starting time of the scanning driving waveform generated by the N-p + 1-th level GOA driving unit of the q-1-th group of driving modules.
In some embodiments, the number of the frame start signal terminals and the number of the driving modules are Q, each driving module is connected to each row of display pixels in a one-to-one correspondence manner, and the Q-th frame start signal terminal is respectively connected to the input terminals of the 1 st-level GOA driving unit to the p-th-level GOA driving unit of the Q-th driving module, where Q is greater than or equal to 1 and is greater than or equal to Q, and Q is a natural number greater than 1. The display driving circuit provided by the embodiment of the application adopts a single-side driving mode, that is, each row of display pixels is correspondingly connected with one GOA driving unit.
For example, fig. 7 is a schematic structural block diagram of another display driving circuit provided in an embodiment of the present application. As shown in fig. 7, p is 2, Q is 6, the fourth driving module 140, the sixth driving module 160 and the eighth driving module 180 are disposed on the same side of the display pixel, and the fifth driving module 150, the seventh driving module 170 and the ninth driving module 190 are disposed on the other side of the display pixel. The fourth driving module 140 is configured to generate a first scan driving waveform G1, a third scan driving waveform G3, …, and a 359 scan driving waveform G359 (not shown in fig. 7), the fifth driving module 150 is configured to generate a second scan driving waveform G2, a fourth scan driving waveform G4, …, and a 360 scan driving waveform G360 (not shown in fig. 7), the sixth driving module 160 is configured to generate a 361 th scan driving waveform G361, a 363 th scan driving waveform G363, …, and a 719 th scan driving waveform G719 (not shown in fig. 7), the seventh driving module 170 is configured to generate a 362 th scan driving waveform G362, a 364 th scan driving waveform G364, …, and a 720 th scan driving waveform G720 (not shown in fig. 7), the eighth driving module 180 is configured to generate a 721 th scan driving waveform G721, a 723, a …, a 1079 th scan driving waveform G1079 (not shown in fig. 7), and the ninth driving module 190 is configured to generate a 727 fourth scan driving waveform G727, 724 th scanning drive waveforms G724, …, 1080 th scanning drive waveform G1080 (not shown in fig. 7).
The display driving circuit provided by the embodiment of the application divides the modules into the GOA driving units on two sides of the display pixels under the drive mode of unilateral driving, and the GOA driving units are respectively connected with different frame starting signals, so that the level transmission times can be adaptively reduced according to different circuit designs, the attenuation and delay of scanning driving waveforms are further reduced, the display effect is improved, and abnormal display is avoided.
In a second aspect of the embodiments of the present application, a display driving method is provided, and is applied to the display driving circuit according to the first aspect, and fig. 8 is a schematic flowchart of the display driving method provided in the embodiments of the present application. As shown in fig. 8, the display driving method provided by the present application includes:
s100: and detecting a display scanning driving command. The display scanning driving instruction may be a start instruction of the display screen, and the display scanning driving instruction may control the display screen to start displaying the picture.
S200: and sequentially providing frame starting signals to different driving modules according to the display scanning driving instruction. With reference to fig. 1, the frame start signal may provide a precharge for the driving module 100, so that the GOA driving unit 101 extracts a scanning driving waveform from the pulse signal, if the GOA driving unit 101 is correspondingly connected to a row of display pixels 200, each GOA driving unit 101 provides a scanning driving waveform to a row of display pixels 200, and the scanning driving waveform serves as a scanning signal, so as to implement progressive scanning of the display pixels 200, display a picture per frame, and provide a frame start signal end to the correspondingly connected driving module 100.
The display driving method provided by the embodiment of the application, a frame start signal is provided in each frame of a display picture by controlling each frame start signal end, so that a plurality of GOA driving units 101 for driving display pixels 200 can be divided into at least two driving modules 100, and under the condition that the total number of the GOA driving units 101 is not changed, under the action of the frame start signal, each driving module 100 performs level transmission for at least half of the level transmission times in the prior art, so as to reduce the level transmission times of the scanning driving waveforms, weaken amplitude attenuation and delay of the scanning driving waveforms in the level transmission process, enable the scanning driving waveforms transmitted to the last GOA driving unit 101 of each driving module 100 to still start the TFT in the last GOA driving unit 101, not affect picture display, and avoid abnormal display. In addition, each frame start signal provides a waveform with the same amplitude, that is, the amplitude attenuation and delay generated by the scanning driving signal stage of the previous driving module 100 do not affect the frame start signal of the next driving module 100, so that the frame start signal received by each driving module 100 is the most original amplitude, and it can be ensured that the TFT of each GOA driving unit 101 can be turned on. The display driving method provided by the embodiment of the application can also improve the amplitude attenuation and delay of the scanning driving waveform of the large-size display panel caused by longer driving lines and more display pixels.
In some embodiments, step S200 may include:
and controlling the 1 st group of frame starting signal ends to provide frame starting signals to input ends of a 1 st-level GOA driving unit to a p-level GOA driving unit of the 1 st group of driving modules according to a display scanning driving instruction, wherein the 1 st-level GOA driving unit generates scanning driving waveforms according to pulse signals under the action of the frame starting signals. Display driving is performed for the double-edge driving mode.
After the N-p +1 level GOA driving unit of the Q-1 group driving module generates scanning driving waveforms, controlling a Q group frame starting signal end to provide frame starting signals to input ends of a 1 level GOA driving unit to a p level GOA driving unit of the Q group driving module, wherein Q is more than or equal to 2 and less than or equal to Q, Q is a natural number more than 1, p is a natural number more than 0, and N is a natural number more than or equal to 2. With reference to fig. 6, after the 540 th scanning driving waveform G540 is generated, a second frame start signal can be generated, and the second frame start signal can be provided to the corresponding GOA driving unit for the level transmission of the scanning driving waveform of the next driving module.
In some embodiments, after the N-p +1 th GOA driving unit of the q-1 th group of driving modules generates the scanning driving waveform, before controlling the q-th group of the start signal terminals to provide the start signal to the input terminals of the 1 st to p-th GOA driving units of the q-th group of driving modules, the method further includes:
and controlling the rising edge starting time of the time sequence waveform of the frame starting signal provided by the q-th group of frame starting signal ends to be the same as the rising edge starting time of the scanning driving waveform generated by the N-p + 1-th-level GOA driving unit of the q-1-th group of driving modules. Referring to fig. 6, the start time of the rising edge of the timing waveform corresponding to the second frame start signal is the same as the start time of the rising edge of the 540 th scan driving waveform G540, and after the 540 th scan driving waveform G540 is generated, the second frame start signal can be generated according to the start time of the rising edge of the 540 th scan driving waveform G540. The start Time of the rising edge of the timing waveform of the start signal of the frame provided by the q-th group of the start signal terminal may be controlled by a Time Control signal provided by T-Con (Time Control) to be the same as the start Time of the rising edge of the scan driving waveform generated by the N-p +1 th level GOA driving unit of the q-1 th group of driving modules.
In the display driving method provided by the embodiment of the application, the rising edge starting time of the time sequence waveform of the frame starting signal provided by the q-th group of frame starting signal ends is controlled to be the same as the rising edge starting time of the scanning driving waveform generated by the N-p + 1-th-level GOA driving unit of the q-1-th group of driving modules, so that under the condition that no scanning driving waveform exists in two adjacent driving modules, the display pixels at the joint of the two adjacent driving modules are continuously driven, and the normal display picture is not influenced.
In a third aspect of the embodiments of the present application, a display panel is provided, and fig. 9 is a schematic structural diagram of the display panel provided in the embodiments of the present application. As shown in fig. 9, the display panel includes: the display driving circuit 1000 as in the first aspect; the display region 2000 includes a plurality of display pixels disposed in the display region 2000, and the display pixels are electrically connected to the display driving circuit 1000.
The display panel provided in the embodiment of the present application may be a liquid crystal display panel, and may also be an organic light emitting display panel, which is not specifically limited in the embodiment of the present application.
In a fourth aspect of the embodiments of the present application, a display device is provided, and fig. 10 is a schematic structural diagram of the display device provided in the embodiments of the present application, where the display device includes:
the display panel 3000 according to the third aspect.
The display device provided by the embodiment of the application can be a smart phone, a tablet computer, a computer monitor, a television, a vehicle-mounted display instrument or a medical instrument display instrument and the like, and the embodiment of the application is not particularly limited.
While preferred embodiments of the present specification have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. Therefore, it is intended that the appended claims be interpreted as including preferred embodiments and all changes and modifications that fall within the scope of the specification.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present specification without departing from the spirit and scope of the specification. Thus, if such modifications and variations of the present specification fall within the scope of the claims of the present specification and their equivalents, the specification is intended to include such modifications and variations.

Claims (11)

1. A display driving circuit, comprising:
the driving module comprises a plurality of GOA driving units, and each GOA driving unit is used for driving at least one row of display pixels;
the frame starting signal ends are electrically connected with the driving modules and used for providing frame starting signals for the corresponding driving modules.
2. The display driver circuit according to claim 1, wherein the number of the GOA driving units in each of the driving modules is the same.
3. The display driving circuit according to claim 1, wherein each of the driving modules comprises N GOA driving units connected in series, an output terminal of an N-p level GOA driving unit is connected to an input terminal of an N-th level GOA driving unit, and an output terminal of the N-p level GOA driving unit is used for connecting the corresponding display pixel, wherein p is a natural number greater than 0, N is a natural number greater than or equal to 2, and p +1 ≦ N.
4. The display driving circuit according to claim 3, wherein the number of the driving modules is 2 × Q, two of the driving modules are in one group, one group of the driving modules is connected to the same display pixel, two of the driving modules in the same group are respectively disposed at two sides of the connected display pixel, the number of the frame start signal terminals is 2 × Q, and two of the frame start signal terminals are in one group; and the Q groups of frame starting signal ends are respectively connected with the input ends of the 1 st-level GOA driving unit and the p-level GOA driving unit of the Q groups of driving modules, wherein Q is more than or equal to 1 and less than or equal to Q, and Q is a natural number more than 1.
5. The display driving circuit according to claim 3, wherein the number of the frame start signal terminals and the number of the driving modules are Q, each driving module is connected to each row of the display pixels in a one-to-one correspondence, and the Q-th frame start signal terminal is respectively connected to the input terminals of the 1 st-level GOA driving unit to the p-th-level GOA driving unit of the Q-th driving module, wherein Q is greater than or equal to 1 and is less than or equal to Q, and Q is a natural number greater than 1.
6. The display driving circuit according to claim 4, wherein the GOA driving unit is configured to generate a scan driving waveform according to a pulse signal, and a start time of a rising edge of a timing waveform of the frame start signal provided by the Q-th group of the frame start signal terminals is the same as a start time of a rising edge of a scan driving waveform generated by an N-p + 1-th GOA driving unit of the driving module of the Q-1-th group, wherein Q is greater than or equal to 2 and less than or equal to Q.
7. A display driving method applied to the display driving circuit according to any one of claims 1 to 6, the display driving method comprising:
detecting a display scanning driving instruction;
and sequentially providing frame starting signals to different driving modules according to the display scanning driving instruction.
8. The method according to claim 7, wherein the sequentially providing frame start signals to different driving modules according to the display scan driving command comprises:
controlling the 1 st group of the frame start signal ends to provide the frame start signals to the input ends of the 1 st group of the GOA driving units to the p-th GOA driving units of the driving modules according to the display scanning driving instruction, wherein the 1 st GOA driving unit generates scanning driving waveforms according to pulse signals under the action of the frame start signals;
and after the N-p +1 level GOA driving units of the Q-1 group of driving modules generate scanning driving waveforms, controlling the Q group of frame starting signal ends to provide frame starting signals to input ends of the 1 level GOA driving units to the p level GOA driving units of the Q group of driving modules, wherein Q is more than or equal to 2 and less than or equal to Q, Q is a natural number more than 1, p is a natural number more than 0, and N is a natural number more than or equal to 2.
9. The method according to claim 8, wherein before controlling the qth group of the frame start signal terminals to provide the frame start signals to the input terminals of the 1 st to the p th GOA driving units of the q group of the driving modules after the nth-p +1 th GOA driving units of the q-1 group of the driving modules generate the scanning driving waveforms, the method further comprises:
and controlling the rising edge starting time of the time sequence waveform of the frame starting signal provided by the q-th group of frame starting signal ends to be the same as the rising edge starting time of the scanning driving waveform generated by the N-p + 1-th GOA driving unit of the q-1-th group of driving modules.
10. A display panel, comprising:
a display drive circuit according to any one of claims 1 to 6;
and the display pixels are electrically connected with the display driving circuit.
11. A display device, comprising:
the display panel of claim 10.
CN202111416100.9A 2021-11-25 2021-11-25 Display driving circuit, method, display panel and display device Active CN114078447B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111416100.9A CN114078447B (en) 2021-11-25 2021-11-25 Display driving circuit, method, display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111416100.9A CN114078447B (en) 2021-11-25 2021-11-25 Display driving circuit, method, display panel and display device

Publications (2)

Publication Number Publication Date
CN114078447A true CN114078447A (en) 2022-02-22
CN114078447B CN114078447B (en) 2023-11-14

Family

ID=80284222

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111416100.9A Active CN114078447B (en) 2021-11-25 2021-11-25 Display driving circuit, method, display panel and display device

Country Status (1)

Country Link
CN (1) CN114078447B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114724526A (en) * 2022-06-07 2022-07-08 惠科股份有限公司 Grid driving circuit, display panel and display device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103034007A (en) * 2012-12-14 2013-04-10 京东方科技集团股份有限公司 Display and driving method thereof, and display device
CN104464596A (en) * 2014-12-22 2015-03-25 合肥鑫晟光电科技有限公司 Grid integrated drive circuit, display panel and display device
CN104658466A (en) * 2015-01-27 2015-05-27 京东方科技集团股份有限公司 GOA circuit and driving method thereof, as well as display panel and display device
CN205282052U (en) * 2015-12-31 2016-06-01 京东方科技集团股份有限公司 GOA circuit, display panel and display device
CN107808651A (en) * 2017-11-15 2018-03-16 武汉天马微电子有限公司 A kind of display panel and display device
CN109686333A (en) * 2019-02-01 2019-04-26 京东方科技集团股份有限公司 Gate driving circuit and its driving method, display device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103034007A (en) * 2012-12-14 2013-04-10 京东方科技集团股份有限公司 Display and driving method thereof, and display device
CN104464596A (en) * 2014-12-22 2015-03-25 合肥鑫晟光电科技有限公司 Grid integrated drive circuit, display panel and display device
CN104658466A (en) * 2015-01-27 2015-05-27 京东方科技集团股份有限公司 GOA circuit and driving method thereof, as well as display panel and display device
CN205282052U (en) * 2015-12-31 2016-06-01 京东方科技集团股份有限公司 GOA circuit, display panel and display device
CN107808651A (en) * 2017-11-15 2018-03-16 武汉天马微电子有限公司 A kind of display panel and display device
CN109686333A (en) * 2019-02-01 2019-04-26 京东方科技集团股份有限公司 Gate driving circuit and its driving method, display device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114724526A (en) * 2022-06-07 2022-07-08 惠科股份有限公司 Grid driving circuit, display panel and display device
CN114724526B (en) * 2022-06-07 2022-09-27 惠科股份有限公司 Grid driving circuit, display panel and display device

Also Published As

Publication number Publication date
CN114078447B (en) 2023-11-14

Similar Documents

Publication Publication Date Title
CN108766380B (en) GOA circuit
US7310402B2 (en) Gate line drivers for active matrix displays
US10741139B2 (en) Goa circuit
JP4083581B2 (en) Shift register and liquid crystal display device using the same
US8049703B2 (en) Flat display structure and method for driving flat display
EP2234098B1 (en) Display device and method for driving display device
US7283603B1 (en) Shift register with four phase clocks
US8344991B2 (en) Display device and driving method thereof
US8952955B2 (en) Display driving circuit, display device and display driving method
CN109491158B (en) Display panel and display device
CN101303896B (en) Shift buffer capable of reducing frequency coupling effect and shift buffer unit
KR101678214B1 (en) Shift register and display device using the same
EP2447950A1 (en) Shift register circuit, display device provided with same, and shift register circuit driving method
US9786243B2 (en) Gate driving circuit and display apparatus including the same
CN110969976A (en) Display device driving method and display device
CN106910450B (en) Gate drive circuit and display device
US20180261178A1 (en) Shift Register with Fault Tolerance Mechanism and Driving Method Thereof, and Gate Driving Circuit
CN107689217B (en) Gate drive circuit and display device
CN114078447B (en) Display driving circuit, method, display panel and display device
CN107731192B (en) Driving system and method for liquid crystal display
KR101002331B1 (en) Liquid Crystal Display Device
US20190044503A1 (en) Voltage generator and display device having the same
US20210390895A1 (en) Goa unit and goa circuit thereof, and display device
KR20210146493A (en) Gate driving circuit and display device including the same
CN114743519B (en) GOA circuit and display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant