CN114078447B - Display driving circuit, method, display panel and display device - Google Patents
Display driving circuit, method, display panel and display device Download PDFInfo
- Publication number
- CN114078447B CN114078447B CN202111416100.9A CN202111416100A CN114078447B CN 114078447 B CN114078447 B CN 114078447B CN 202111416100 A CN202111416100 A CN 202111416100A CN 114078447 B CN114078447 B CN 114078447B
- Authority
- CN
- China
- Prior art keywords
- driving
- display
- goa
- driving unit
- frame start
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 230000005540 biological transmission Effects 0.000 claims abstract description 30
- 230000000630 rising effect Effects 0.000 claims description 27
- 239000003990 capacitor Substances 0.000 claims description 4
- 230000002159 abnormal effect Effects 0.000 abstract description 11
- 230000000750 progressive effect Effects 0.000 abstract description 7
- 238000010586 diagram Methods 0.000 description 19
- 230000000694 effects Effects 0.000 description 7
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 102100022887 GTP-binding nuclear protein Ran Human genes 0.000 description 4
- 101000774835 Heteractis crispa PI-stichotoxin-Hcr2o Proteins 0.000 description 4
- 101000620756 Homo sapiens GTP-binding nuclear protein Ran Proteins 0.000 description 4
- 101100393821 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) GSP2 gene Proteins 0.000 description 3
- 230000002146 bilateral effect Effects 0.000 description 3
- 230000005856 abnormality Effects 0.000 description 2
- 230000002238 attenuated effect Effects 0.000 description 2
- 239000000284 extract Substances 0.000 description 2
- 101100448444 Caenorhabditis elegans gsp-3 gene Proteins 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000009191 jumping Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3266—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The application discloses a display driving circuit, a display driving method, a display panel and a display device, relates to the technical field of display, and can solve the problem of abnormal display caused by progressive transmission delay in the display driving process due to electrical drift of TFTs in GOA. A display driving circuit comprising: at least two driving modules, each driving module comprising a plurality of GOA driving units, each GOA driving unit being for driving at least one row of display pixels; the frame start signal end is electrically connected with the driving module and is used for providing a frame start signal for the corresponding driving module.
Description
Technical Field
The present application relates to the field of display technologies, and in particular, to a display driving circuit, a display driving method, a display panel, and a display device.
Background
Most of the existing display panels adopt GOA (Gate On Array) to replace Gate IC (Gate driving chip) for display scanning driving, so that the cost can be saved, the process time can be shortened, and the effect of narrow frame can be realized.
However, the TFT (Thin Film Transistor ) in GOA may drift electrically with temperature rise and long-time power-on, and the conventional display driving method may cause progressive delay in the display driving process due to the electrical drift of the TFT in GOA, resulting in abnormal display.
Disclosure of Invention
The embodiment of the application provides a display driving circuit, a display driving method, a display panel and a display device, which can solve the problem of abnormal display caused by progressive transmission delay in the display driving process due to the electrical drift of TFTs in GOA.
In a first aspect of an embodiment of the present application, there is provided a display driving circuit including:
at least two driving modules, each driving module comprising a plurality of GOA driving units, each GOA driving unit being for driving at least one row of display pixels;
the frame start signal ends are electrically connected with the driving modules, and the frame start signal ends are used for providing frame start signals for the corresponding driving modules.
In some embodiments, the number of GOA drive units within each of the drive modules is the same.
In some embodiments, each driving module includes N serially connected GOA driving units, an output end of the N-p-th GOA driving unit is connected to an input end of the N-th GOA driving unit, and an output end of the N-p-th GOA driving unit is used to connect to the corresponding display pixel, where p is a natural number greater than 0, N is a natural number greater than or equal to 2, and p+1 is N.
In some embodiments, the number of the driving modules is 2×q, two driving modules are in a group, one group of driving modules is connected to the same display pixel, two driving modules in the same group are respectively arranged at two sides of the connected display pixel, the number of the frame start signal terminals is 2×q, and two frame start signal terminals are in a group; the Q-th group of the frame start signal ends are respectively connected with the 1 st GOA driving unit of the Q-th group of the driving module to the input end of the p-th GOA driving unit, wherein Q is more than or equal to 1 and less than or equal to Q, and Q is a natural number larger than 1.
In some embodiments, the number of the frame start signal ends and the number of the driving modules are Q, each driving module is connected with each row of display pixels in a one-to-one correspondence manner, and the qth frame start signal end is respectively connected with the input ends of the 1 st-stage GOA driving unit to the p-th-stage GOA driving unit of the qth driving module, wherein Q is a natural number greater than 1 and is greater than or equal to 1.
In some embodiments, the GOA driving unit is configured to generate a scan driving waveform according to a pulse signal, where a rising edge start time of a timing waveform of the frame start signal provided by the Q-th group of the frame start signal terminal is the same as a rising edge start time of a scan driving waveform generated by the N-p+1-th stage GOA driving unit of the Q-1-th group of the driving module, where 2.ltoreq.q.ltoreq.
A second aspect of an embodiment of the present application provides a display driving method applied to the display driving circuit according to the first aspect, the display driving method including:
detecting a display scanning driving instruction;
and sequentially providing frame start signals for different driving modules according to the display scanning driving instruction.
In some embodiments, the sequentially providing the frame start signals to different driving modules according to the display scan driving instruction includes:
according to the display scanning driving instruction, controlling a 1 st group of the frame starting signal end to provide the frame starting signal to the input end of a 1 st grade GOA driving unit to a p grade GOA driving unit of a 1 st group of the driving module, wherein the 1 st grade GOA driving unit generates a scanning driving waveform according to a pulse signal under the action of the frame starting signal;
after the N-p+1-th GOA driving unit of the Q-1-th group driving module generates a scanning driving waveform, controlling the Q-th group frame start signal end to provide a frame start signal to the input ends of the 1-th GOA driving unit to the p-th GOA driving unit of the Q-1-th group driving module, wherein Q is a natural number greater than 1, p is a natural number greater than 0, and N is a natural number greater than or equal to 2.
In some embodiments, after the nth-p+1st GOA driving unit of the q-1 th group of driving modules generates the scan driving waveform, before controlling the q-th group of frame start signal terminals to provide the frame start signal to the input terminals of the 1 st GOA driving unit to the p-th GOA driving unit of the q-1 th group of driving modules, the method further includes:
and controlling the rising edge starting time of the time sequence waveform of the frame start signal provided by the q-th group of frame start signal end to be the same as the rising edge starting time of the scanning driving waveform generated by the N-p+1-th GOA driving unit of the q-1-th group of driving module.
A third aspect of an embodiment of the present application provides a display panel, including:
the display driving circuit according to the first aspect;
and the display pixel is electrically connected with the display driving circuit.
In a fourth aspect of an embodiment of the present application, there is provided a display device including:
the display panel according to the third aspect.
According to the display driving circuit, the display panel and the display device provided by the embodiment of the application, at least two driving modules are arranged, a plurality of GOA driving units are arranged in each driving module, each G0A driving unit is used for generating a scanning driving waveform, and the scanning driving waveform is used for driving display pixels; the number of the frame start signal ends which are applied to providing the frame start signals for the driving modules is at least two, each frame start signal end can provide a frame start signal once in each frame of display picture, so that a plurality of GOA driving units for driving display pixels can be divided into at least two driving modules, under the condition that the number of the total GOA driving units is unchanged, each driving module can scan at least half of the number of the level transmission times of a driving waveform under the action of the frame start signals, the number of the level transmission times of the driving waveform is reduced, the amplitude attenuation and delay of the driving waveform in the level transmission process can be weakened, the driving waveform transmitted to the last GOA driving unit of each driving module still can start the TFT in the last GOA driving unit, the picture display is not affected, and abnormal display can be avoided. In addition, each frame start signal provides waveforms with the same amplitude, namely amplitude attenuation and delay generated by the scanning driving signal level transmission of the previous driving module cannot influence the frame start signal of the next driving module, so that the frame start signal received by each driving module is the most original amplitude, and the TFT of each GOA driving unit can be ensured to be started. The display driving circuit provided by the embodiment of the application can also improve the amplitude attenuation and delay of the scanning driving waveform of a large-size display panel caused by longer driving lines and more display pixels.
Drawings
Fig. 1 is a schematic block diagram of a display driving circuit according to an embodiment of the present application;
FIG. 2 is a schematic block diagram of another display driving circuit according to an embodiment of the present application;
FIG. 3 is a schematic block diagram of a display driving circuit according to another embodiment of the present application;
fig. 4 is an equivalent circuit diagram of a GOA driving unit according to an embodiment of the present application;
FIG. 5 is a timing diagram of a display driving circuit according to an embodiment of the present application;
FIG. 6 is a timing diagram of another display driving circuit according to an embodiment of the present application;
FIG. 7 is a schematic block diagram of a display driving circuit according to another embodiment of the present application;
FIG. 8 is a schematic flow chart of a display driving method according to an embodiment of the present application;
fig. 9 is a schematic structural diagram of a display panel according to an embodiment of the present application;
fig. 10 is a schematic structural diagram of a display device according to an embodiment of the present application.
Detailed Description
In order to better understand the technical solutions provided by the embodiments of the present specification, the following detailed description of the technical solutions of the embodiments of the present specification is made through the accompanying drawings and the specific embodiments, and it should be understood that the specific features of the embodiments of the present specification are detailed descriptions of the technical solutions of the embodiments of the present specification, and not limit the technical solutions of the present specification, and the technical features of the embodiments of the present specification may be combined with each other without conflict.
In this document, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element. The term "two or more" includes two or more cases.
Most of the existing display panels adopt GOA to replace Gate IC for display scanning driving, so that the cost can be saved, the process time can be shortened, and the effect of narrow frame can be realized. However, the TFT in the GOA may drift electrically with temperature rise and long-time power on, and the conventional display driving method may cause progressive delay in the display driving process due to the electrical drift of the TFT in the GOA, resulting in abnormal display.
The embodiment of the application provides a display driving circuit, a display driving method, a display panel and a display device, which can solve the problem of abnormal display caused by progressive transmission delay in the display driving process due to the electrical drift of TFTs in GOA.
In a first aspect of the embodiment of the present application, a display driving circuit is provided, and fig. 1 is a schematic block diagram of a display driving circuit according to an embodiment of the present application. As shown in fig. 1, a display driving circuit provided in an embodiment of the present application includes: at least two driving modules 100, each driving module 100 comprising a plurality of GOA driving units 101, each GOA driving unit 101 for driving at least one row of display pixels 200; one GOA driving unit 101 may be used to drive one row of display pixels 200, or may drive 2 or more rows of display pixels 200, and embodiments of the present application are not limited in particular. The display pixels 200 shown in fig. 1 may represent a row of display pixels, may be a row of display pixels or a half row of display pixels, and embodiments of the present application are not limited in detail. The at least two frame Start signal ends may be in one-to-one correspondence with the driving modules 100, the number of driving modules shown in fig. 1 may be 2, the number of frame Start signal ends may also be two, and the frame Start signal ends are respectively a first frame Start signal end GSP1 and a second frame Start signal end GSP2, and are electrically connected with the driving modules 100, and are used for providing GSP (Gate Start Pulse) to the corresponding driving modules 100. The frame start signal may provide a precharge for the driving module 100, so that the GOA driving unit 101 extracts a scan driving waveform from the pulse signal, and if the GOA driving unit 101 is correspondingly connected to a row of display pixels 200, each GOA driving unit 101 provides a scan driving waveform for a row of display pixels 200, and the scan driving waveform is used as a scan signal, so that a progressive scan of the display pixels 200 can be achieved, and the frame start signal terminal provides a frame start signal for the driving module 100 correspondingly connected to each frame of display. Note that, the GOA driving unit 101 may be regarded as a shift register formed by connecting a plurality of MOS transistors, and is used to provide scanning signals to the display pixels. The number of driving modules 100, the number of frame start signal terminals and the number of display pixels 200 shown in fig. 1 are all schematic and are not specific limitations of the embodiment of the present application.
In the prior art, a frame start signal is provided for each frame of display picture, a first GOA obtains a scanning driving waveform according to a pulse signal under the action of the frame start signal, namely, the scanning signal is transmitted from a previous stage to a next stage GOA connected with the first GOA, TFTs in the GOA generate electrical drift along with temperature rise and long-time electrifying, the amplitude of the scanning driving waveform transmitted step by step is gradually attenuated, the attenuated amplitude is difficult to open the electrically-drifting TFTs gradually, in addition, the rising edge time of the scanning driving waveform transmitted step by step is increased, the starting delay of the TFTs is easy to cause abnormal display. In view of the problems existing in the prior art, the display driving circuit provided in the embodiment of the present application sets at least two driving modules 100, and the number of frame start signal ends applied to providing frame start signals to the driving modules 100 is also at least two, each frame start signal end can provide a frame start signal once in each frame display screen, so that a plurality of GOA driving units 101 for driving display pixels 200 can be divided into at least two driving modules 100, and under the condition that the number of total GOA driving units 101 is unchanged, the number of stages of scanning driving waveforms is reduced under the effect of the frame start signals, so that the amplitude attenuation and delay of the scanning driving waveforms in the stage transmission process can be reduced, even if the scanning driving waveforms are transmitted to the last GOA driving unit 101 of the current driving module 100, the scanning driving waveforms output from the last next-to-last GOA driving unit 101 can still start TFTs in the last GOA driving unit 101, the screen display is not affected, and abnormal display can be avoided. For example, the total number of GOA driving units 101 in the display panel is 1080, the 1080 GOA driving units 101 are divided into two parts, namely two driving modules 100 and two corresponding frame start signal ends, each driving module 100 performs the scanning driving waveform step-up number 539 times under the action of the corresponding frame start signal, and the 1080 GOA driving units 101 in the prior art perform the scanning driving signal step-up 1079 times under the action of one frame start signal. In addition, in the large-size display panel in the prior art, as the display pixels are more and the driving lines are longer, the level transmission of the scanning driving waveform also generates amplitude attenuation and delay along with the increase of the level transmission lines.
According to the display driving circuit provided by the embodiment of the application, at least two driving modules 100 are arranged, a plurality of GOA driving units 101 are arranged in each driving module 100, each G0A driving unit is used for generating a scanning driving waveform, and the scanning driving waveform is used for driving display pixels; the number of frame start signal terminals applied to the supply of the frame start signal to the driving module 100 is also at least two, and each frame start signal terminal may supply the frame start signal once in each frame of the display screen, so that the plurality of GOA driving units 101 for driving the display pixels 200 may be divided into at least two driving modules 100, and in case that the number of total GOA driving units 101 is not changed, each driving module 100 may receive the frame start signal, the number of the scanning driving waveform level passes is at least half of the number of the level passes in the prior art, the number of the scanning driving waveform level passes is reduced, the amplitude attenuation and delay of the scanning driving waveform in the level pass process can be weakened, the scanning driving waveform transmitted to the last GOA driving unit 101 of each driving module 100 still can start the TFT in the last GOA driving unit 101, the picture display is not affected, and the abnormal display can be avoided. In addition, each frame start signal provides waveforms with the same amplitude, that is, the amplitude attenuation and delay generated by the scanning driving signal level transmission of the previous driving module 100 will not affect the frame start signal of the next driving module 100, so that the frame start signal received by each driving module 100 is the most original amplitude, and it can be ensured that the TFT of each GOA driving unit 101 can be turned on. The display driving circuit provided by the embodiment of the application can also improve the amplitude attenuation and delay of the scanning driving waveform of a large-size display panel caused by longer driving lines and more display pixels.
In some embodiments, the number of GOA drive units 101 within each drive module 100 is the same. The number of GOA driving units 101 in each driving module 100 is the same, so that the number of scanning driving waveforms in each driving module 100 is the same, and the amplitude attenuation and the delay degree of the scanning driving waveforms in the process of the scanning driving waveforms are the same, so that the display effect of the corresponding driving display pixels is the same, and the display picture difference of the corresponding display pixels of different driving modules 100 is avoided, so that the uniformity of the display picture is not affected.
In some embodiments, the driving module includes N serially connected GOA driving units, where the output end of the N-p-th GOA driving unit is connected to the input end of the N-th GOA driving unit, and the output end of the N-p-th GOA driving unit is used to connect to a corresponding display pixel, where p is a natural number greater than 0, N is a natural number greater than or equal to 2, and p+1N is less than or equal to N.
Fig. 2 is a schematic block diagram of another display driving circuit according to an embodiment of the present application. As shown in fig. 2, the driving module 100 may include a first driving module 110, where the first driving module 110 includes a 1 st stage GOA driving unit, a 2 nd stage GOA driving unit, a 3 rd stage GOA driving unit, a 4 th stage GOA driving unit … nth stage GOA driving unit (not shown in fig. 2), an output end of the 1 st stage GOA driving unit is connected to an input end of the 3 rd stage GOA driving unit, an output end of each stage GOA driving unit is used for connecting a corresponding display pixel, an output end of the 2 nd stage GOA driving unit is connected to an input end of the 4 th stage GOA driving unit, and so on. In the display driving circuit shown in fig. 2, if p=2, the frame start signal of the first frame start signal terminal GSP1 is simultaneously provided to the 1 st stage GOA driving unit and the 2 nd stage GOA driving unit, and since the 1 st stage GOA driving unit and the 2 nd stage GOA driving unit are connected to different pulse signals, the timings of the scan driving waveforms generated by the 1 st stage GOA driving unit and the 2 nd stage GOA driving unit are different (the rising edge start times are different), but the waveform amplitudes are the same, and the scan driving waveforms generated by the 1 st stage GOA driving unit and the 2 nd stage GOA driving unit can be used for driving the display pixels of different rows. The first scanning driving waveform G1 generated by the 1 st-stage GOA driving unit is provided for the corresponding display pixels, the first scanning driving waveform G1 is transmitted to the 3 rd-stage driving unit, the 3 rd-stage driving unit controls the corresponding TFTs to be turned on according to the third scanning driving waveform, the third scanning driving waveform G3 generated according to the corresponding pulse signals is provided for the corresponding display pixels, the third scanning driving waveform G3 is transmitted to the 5 th-stage GOA driving unit, and the like; the second scan driving waveform G2 generated by the 2 nd stage GOA driving unit is provided for the corresponding display pixel, the second scan driving waveform G2 is transmitted to the 4 th stage GOA driving unit, the 4 th stage GOA driving unit generates the fourth scan driving waveform G4, and the like until the nth stage GOA driving unit generates the nth scan driving waveform to drive the corresponding display pixel, the scan driving waveform in the first driving module 110 finishes the stage transmission, and the scan driving waveform stage transmission principles in other driving modules are the same. It should be noted that p may take other values, but a natural number greater than 0 is required, and the present application is not limited to this.
The display driving circuit provided by the embodiment of the application can adapt to different circuit designs by setting different level transmission logics, the more the level transmission intervals are, namely the larger the p value is, the more pulse signal types are needed, the level transmission times of the scanning driving waveform corresponding to each frame starting signal can be further reduced, and p=2 is half of the level transmission times of p=1, so that the level transmission times can be further adaptively reduced according to different circuit designs, thereby further reducing the attenuation and delay of the scanning driving waveform, enhancing the display effect and avoiding abnormal display.
In some embodiments, the number of driving modules is 2×q, two driving modules are in a group, one group of driving modules is connected to the same display pixel, two driving modules in the same group are respectively arranged at two sides of the connected display pixel 200, the number of frame start signal ends is 2×q, and two frame start signal ends are in a group; the Q-th group frame start signal end is respectively connected with the 1 st GOA driving unit of the Q-th group driving module to the input end of the p-th GOA driving unit, wherein Q is more than or equal to 1 and less than or equal to Q, and Q is a natural number larger than 1.
Fig. 3 is a schematic block diagram of a display driving circuit according to another embodiment of the present application. The display driving circuit shown in fig. 3 belongs to bilateral driving, that is, the display driving circuit is disposed at two sides of the display pixels, and the display pixels in the same row are driven by two GOA driving units at two sides. The display pixel shown in fig. 3 has 1080 lines, and the corresponding average pixel is divided into three parts, corresponding to 6 driving modules respectively, where the first driving module group includes two first driving modules 110, the second driving module group includes two second driving modules 120, the third driving module group includes two third driving modules 130, and each driving module includes 360 GOA driving units. The number of the frame start signal ends is 6, and the frame start signal ends are respectively arranged at two sides of the display pixel. Two 1 st-stage GOA driving units of the first group of driving modules drive the first row of display pixels, and the rest GOA driving units and the like; two 1 st-stage GOA driving units of the second group driving module drive 361 st row display pixels, and the rest GOA driving units and the like; the third group of driving modules drives 721 th row of display pixels by two 1 st GOA driving units, and the rest of GOA driving units and so on. The first group of driving modules are connected with the first frame start signal end GSP1, the second group of driving modules are connected with the second frame start signal end GSP2, the third group of driving modules are connected with the third frame start signal end GSP3, and each driving module is correspondingly connected with one frame start signal end. The 1 st stage GOA driving unit of the second driving module 120 generates the 361 st scanning driving waveform G361, the 2 nd stage GOA driving unit generates the 362 st scanning driving waveform G362, the 3 rd stage GOA driving unit generates the 363 st scanning driving waveform G363, the 4 th stage GOA driving unit generates the 364 st scanning driving waveform G364, and so on; the 1 st stage GOA driving unit of the third driving module 130 generates a 721 th scan driving waveform G721, the 2 nd stage GOA driving unit generates a 722 th scan driving waveform G722, the 3 rd stage GOA driving unit generates a 723 th scan driving waveform G723, the 4 th stage GOA driving unit generates a 724 th scan driving waveform G724, and so on. Since the wiring is more complicated, fig. 3 does not show connection relations of the clear signal line CLR, the first low-level signal line VSS1, the second low-level signal line VSS2, the first pulse signal line CK1, the second pulse signal line CK2, the third pulse signal line CK3, and the fourth pulse signal line CK4 with the GOA driving unit.
The scanning mode of the display driving includes a normal scanning and a reverse scanning, wherein the normal scanning can be to start driving from the upper display pixels, and the reverse scanning can be to start driving from the lower display pixels, and the reverse scanning can be to start scanning from the lower display pixels to the upper display pixels.
Fig. 4 is an equivalent circuit diagram of a GOA driving unit according to an embodiment of the present application. As shown in fig. 4, the circuit principle of the GOA driving unit is illustrated by p=2, the input terminal is used for receiving the n-2 scanning driving waveform Gn-2 output by the previous-stage GOA driving unit (n-2-stage GOA driving unit), and the output terminal is used for outputting the n-th scanning driving waveform Gn generated by the current GOA driving unit; the input terminals of the 1 st stage GOA driving unit and the 2 nd stage GOA driving unit receive frame start signals. Fig. 3 is an equivalent circuit diagram of a shift register of 13T1C, where the source electrode of the tenth MOS transistor M10 is connected to the mth pulse signal CKm, M is a natural number greater than 1, and in combination with fig. 2, m=2; the source electrode and the grid electrode of the fifth MOS tube M5 are both connected with an M-1 pulse signal CKm-1, the grid electrode of the seventh MOS tube M7 is connected with an m+1 pulse signal CKm +1, and the grid electrode of the eleventh MOS tube M11 is connected with an m+2 pulse signal CKm +2; the grid electrode and the source electrode of the first MOS tube M1 are connected to serve as input ends, the first capacitor C1 is arranged between the drain electrode and the output end of the first MOS tube M1, and the precharge of the GOA driving unit is to precharge the first capacitor C1; the n-2 scanning driving waveform Gn-2 or the frame start signal accessed by the input end is used for controlling the opening or closing of the grid electrode of the tenth MOS tube M10 so as to generate the n scanning driving waveform Gn according to the M-th pulse signal CKm; the grid electrode of the ninth MOS tube M9 is connected with an n+3 scanning driving waveform Gn+3, and the n+3 scanning driving waveform Gn+3 output by the n+3 GOA driving unit is low level because the scanning driving waveform is not transmitted into the n+3 GOA driving unit, the grid electrode of the ninth MOS tube M9 of the last three-level GOA driving unit of each driving module is connected with a clear signal line CLR, the clear signal line CLR is pulled up at the end of each frame picture, namely, jumps to be high level, and starts the ninth MOS tube M9 when jumping to be high level, so that the tenth MOS tube M10 is closed, and then jumps to be low level, thereby playing the role of resetting the signal of each frame picture; the grid electrode of the fourth MOS tube M4A is connected with a first low-level signal line VSS1, and the first low-level signal line VSS1 only provides low level for the grid electrode of the fourth MOS tube M4A of the front three-stage GOA driving unit of each driving module; the gates of the second MOS tube M2, the twelfth MOS tube M12 and the third MOS tube M3 are connected in series, and the serially connected gates are connected with a clearing signal line CLR; the grid electrode of the sixth MOS tube M6A is connected with the input end, the grid electrode of the sixth MOS tube M6 is connected with the first potential point PU, the source electrode of the sixth MOS tube M6 is connected with the second potential point PD, the drain electrode of the fourth MOS tube M4A is connected with the second low-level signal line VSS2, and the second low-level signal line VSS2 can provide continuous low level; the grid electrode of the eighth MOS tube M8 is connected with the second potential point PD, and the source electrode is connected with the first potential point PU.
Fig. 5 is a timing diagram of a display driving circuit according to an embodiment of the application. As shown in FIG. 5, the low level value of VSS may be-8V, and embodiments of the present application are not particularly limited. The display pixels can be driven row by using the timing chart shown in fig. 5, and the 0 th scan driving waveform G0 is a dummy driving waveform of a dummy (blank) driving unit, and can be precharged.
In the display driving circuit provided by the embodiment of the application, under the driving mode of bilateral driving, different frame start signals are respectively connected to GOA driving unit dividing modules at two sides of a display pixel, and the number of level transmission times can be adaptively reduced according to different circuit designs, so that the attenuation and delay of a scanning driving waveform are further reduced, the display effect is enhanced, and the occurrence of display abnormality is avoided.
In some embodiments, the GOA driving unit is configured to generate a scan driving waveform according to the pulse signal, where a rising edge start time of a timing waveform of a frame start signal provided by a Q-th group frame start signal terminal is the same as a rising edge start time of a scan driving waveform generated by an N-p+1th stage GOA driving unit of a Q-1-th group driving module, where 2.ltoreq.q.ltoreq.q.
Fig. 6 is a timing diagram of another display driving circuit according to an embodiment of the application. As shown in fig. 6, the pulse signal has a class a pulse signal CLA and a class B pulse signal CKB, the level transmission mode illustrated in fig. 6 is p=1, 1080 GOA driving units can be divided into two driving modules, namely a first driving module 110 and a second driving module 120, the 1 st GOA driving unit of the first driving module 110 generates a first scanning driving waveform G1 according to the class a pulse signal CLA under the action of a first frame start signal of the first frame start signal end GSP1, the first scanning driving waveform G1 is transmitted to the 2 nd GOA driving unit, and so on. The 1 st stage GOA driving unit of the second driving module 120 generates 541 st scanning driving waveform G541 according to the a-type pulse signal CLA under the action of the second frame start signal end GSP2, the 541 st scanning driving waveform G541 is transmitted to the 2 nd stage GOA driving unit, the 542 st scanning driving waveform G542 is transmitted to the 3 rd stage GOA driving unit, the 543 st scanning driving waveform G543 is transmitted to the 4 th stage GOA driving unit, and so on. When q=2, the rising edge start time of the timing waveform corresponding to the second frame start signal received by the 1 st stage GOA driving unit of the second driving module 120 is the same as the rising edge start time of the 540 st scanning driving waveform G540, that is, the scanning pulse waveforms between the first driving module 110 and the second driving module 120 have no hierarchical relationship, but the scanning driving waveforms received by the 540 st line display pixel and the 541 st line display pixel need to be linked and connected, so that the 541 st line display pixel can be driven by the 540 st scanning driving waveform after the 540 st line display pixel is driven by the 540 st scanning driving waveform under the condition that the rising edge start time of the timing waveform corresponding to the second frame start signal is the same as the rising edge start time of the 540 st scanning driving waveform G540. Note that, in the timing chart of the display driving circuit shown in fig. 6, q=1, the upward arrow between two adjacent GOA driving units represents a Reset signal, and in conjunction with fig. 4, the signal gn+3 in the display driving circuit with q=2 may be seen as a Reset signal, and the signal gn+3 may restore the scan driving waveform Gn of the output of the current GOA driving unit to a low level, and the scan driving waveform between the adjacent driving modules may not be stepped, but there may be a reverse step as gn+3 of the Reset signal. The downward arrow between two adjacent GOA drive units represents the staging of Gn within the drive module.
According to the display driving circuit provided by the embodiment of the application, the display pixels at the connection positions of two adjacent driving modules are continuously driven under the condition that the two adjacent driving modules do not have the step transmission of the scanning driving waveforms by controlling the starting time of the rising edge of the time sequence waveform of the frame starting signal provided by the q-th group frame starting signal end to be the same as the starting time of the rising edge of the scanning driving waveform generated by the N-p+1-th GOA driving unit of the q-1-th group driving module, so that the normal display picture is not influenced.
In some embodiments, the number of the frame start signal ends and the number of the driving modules are Q, each driving module is connected with each row of display pixels in a one-to-one correspondence manner, and the qth frame start signal end is respectively connected with the input ends of the 1 st-stage GOA driving unit to the p-th-stage GOA driving unit of the qth driving module, wherein Q is greater than or equal to 1 and is less than or equal to Q, and Q is a natural number greater than 1. The display driving circuit provided by the embodiment of the application adopts a unilateral driving mode, namely, each row of display pixels is correspondingly connected with one GOA driving unit.
Fig. 7 is a schematic block diagram of still another display driving circuit according to an embodiment of the present application. As shown in fig. 7, p=2, q=6, the fourth, sixth and eighth driving modules 140, 160 and 180 are disposed at the same side of the display pixel, and the fifth, seventh and ninth driving modules 150, 170 and 190 are disposed at the other side of the display pixel. The fourth driving module 140 is configured to generate the first scan driving waveform G1, the third scan driving waveforms G3, …, the 359 th scan driving waveform G359 (not shown in fig. 7), the fifth driving module 150 is configured to generate the second scan driving waveform G2, the fourth scan driving waveforms G4, …, the 360 th scan driving waveform G360 (not shown in fig. 7), the sixth driving module 160 is configured to generate the 361 th scan driving waveform G361, the 363 th scan driving waveform G363, …, the 719 th scan driving waveform G719 (not shown in fig. 7), the seventh driving module 170 is configured to generate the 362 th scan driving waveform G362, the 364 th scan driving waveform G364, …, the 720 th scan driving waveform G720 (not shown in fig. 7), the eighth driving module 180 is configured to generate the 721 th scan driving waveform G721, the 723 th scan driving waveform G723, the …, the 1079 th scan driving waveform G1079 (not shown in fig. 7), and the ninth driving module 190 is configured to generate the 727 th scan driving waveform G727, the 724 th scan driving waveform G724, the …, the 1080 (not shown in fig. 1080).
According to the display driving circuit provided by the embodiment of the application, under the driving mode of single-side driving, different frame start signals are respectively connected to the GOA driving unit dividing modules at two sides of the display pixel, and the number of level transmission times can be reduced adaptively according to different circuit designs, so that the attenuation and delay of scanning driving waveforms are further reduced, the display effect is enhanced, and the occurrence of display abnormality is avoided.
In a second aspect of the embodiment of the present application, a display driving method is provided, which is applied to the display driving circuit according to the first aspect, and fig. 8 is a schematic flowchart of a display driving method provided in the embodiment of the present application. As shown in fig. 8, the display driving method provided by the present application includes:
s100: a display scan driving instruction is detected. The display scan driving instruction may be an on instruction of the display screen, and the display scan driving instruction may control the display screen to start displaying the picture.
S200: and sequentially providing frame start signals for different driving modules according to the display scanning driving instruction. Referring to fig. 1, the frame start signal may provide a precharge for the driving module 100, so that the GOA driving unit 101 extracts a scan driving waveform from the pulse signal, if the GOA driving unit 101 is correspondingly connected to a row of display pixels 200, each GOA driving unit 101 provides a scan driving waveform for a row of display pixels 200, and the scan driving waveform is used as a scan signal, so that a progressive scan of the display pixels 200 can be implemented, and the frame start signal terminal provides a frame start signal for each frame of display frame to the driving module 100 correspondingly connected thereto.
According to the display driving method provided by the embodiment of the application, the frame start signal is provided once in each frame of display picture by controlling each frame start signal end, so that a plurality of GOA driving units 101 for driving display pixels 200 can be divided into at least two driving modules 100, under the condition that the total quantity of the GOA driving units 101 is unchanged, each driving module 100 can scan at least half of the number of the level transmission times of the driving waveforms under the action of the frame start signal, the level transmission times of the driving waveforms are reduced, the amplitude attenuation and delay of the driving waveforms in the level transmission process can be weakened, the driving waveforms transmitted to the last GOA driving unit 101 of each driving module 100 still can start the TFT in the last GOA driving unit 101, the picture display is not affected, and abnormal display can be avoided. In addition, each frame start signal provides waveforms with the same amplitude, that is, the amplitude attenuation and delay generated by the scanning driving signal level transmission of the previous driving module 100 will not affect the frame start signal of the next driving module 100, so that the frame start signal received by each driving module 100 is the most original amplitude, and it can be ensured that the TFT of each GOA driving unit 101 can be turned on. The display driving method provided by the embodiment of the application can also improve the amplitude attenuation and delay of the scanning driving waveform of the large-size display panel caused by longer driving lines and more display pixels.
In some embodiments, step S200 may include:
according to the display scanning driving instruction, the 1 st group of frame starting signal end is controlled to provide a frame starting signal for the 1 st stage GOA driving unit of the 1 st group of driving modules to the input end of the p-th stage GOA driving unit, wherein the 1 st stage GOA driving unit generates a scanning driving waveform according to the pulse signal under the action of the frame starting signal. And performing display driving aiming at the bilateral driving mode.
After the N-p+1st GOA driving unit of the Q-1 th group driving module generates a scanning driving waveform, controlling the Q-th group frame starting signal end to provide a frame starting signal for the input ends of the 1 st GOA driving unit to the p-th GOA driving unit of the Q-1 th group driving module, wherein Q is a natural number greater than 1, p is a natural number greater than 0, and N is a natural number greater than or equal to 2. Referring to fig. 6, after the 540 th scan driving waveform G540 is generated, a second frame start signal may be generated, and the second frame start signal may be provided to the corresponding GOA driving unit after being generated, for the hierarchical transmission of the scan driving waveform of the next driving module.
In some embodiments, after the N-p+1st GOA driving unit of the q-1 th driving module generates the scan driving waveform, before controlling the q-th group of the frame start signal terminal to provide the frame start signal to the input terminals of the 1 st GOA driving unit to the p-th GOA driving unit of the q-1 th driving module, the method further includes:
And controlling the rising edge starting time of the time sequence waveform of the frame start signal provided by the q-th group of frame start signal end to be the same as the rising edge starting time of the scanning driving waveform generated by the N-p+1-th GOA driving unit of the q-1-th group of driving module. Referring to fig. 6, the rising edge start time of the timing waveform corresponding to the second frame start signal is the same as the rising edge start time of the 540 th scan driving waveform G540, and after the 540 th scan driving waveform G540 is generated, the second frame start signal can be generated according to the rising edge start time of the 540 th scan driving waveform G540. The start Time of the rising edge of the timing waveform of the frame start signal provided by the q-th group of the frame start signal terminal can be controlled by a Time Control signal provided by a T-Con (Time Control), and the start Time of the rising edge of the scanning driving waveform generated by the N-p+1th GOA driving unit of the q-1-th group of driving modules is the same.
According to the display driving method provided by the embodiment of the application, the display pixels at the connection positions of two adjacent driving modules are continuously driven under the condition that the two adjacent driving modules do not have the step transmission of the scanning driving waveforms by controlling the starting time of the rising edge of the time sequence waveform of the frame starting signal provided by the q-th group frame starting signal end to be the same as the starting time of the rising edge of the scanning driving waveform generated by the N-p+1-th GOA driving unit of the q-1-th group driving module, so that the normal display picture is not influenced.
In a third aspect of the embodiment of the present application, a display panel is provided, and fig. 9 is a schematic structural diagram of the display panel provided in the embodiment of the present application. As shown in fig. 9, the display panel includes: the display driving circuit 1000 as in the first aspect; in the display region 2000, a plurality of display pixels are provided in the display region 2000, and the display pixels are electrically connected to the display driving circuit 1000.
The display panel provided by the embodiment of the application can be a liquid crystal display panel or an organic light-emitting display panel, and the embodiment of the application is not particularly limited.
In a fourth aspect of the embodiment of the present application, a display device is provided, and fig. 10 is a schematic structural diagram of the display device provided in the embodiment of the present application, where the display device includes:
the display panel 3000 according to the third aspect.
The display device provided by the embodiment of the application can be a smart phone, a tablet computer, a computer display, a television, a vehicle-mounted display or a medical instrument display, and the like, and the embodiment of the application is not particularly limited.
While preferred embodiments of the present description have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. It is therefore intended that the following claims be interpreted as including the preferred embodiments and all such alterations and modifications as fall within the scope of the disclosure.
It will be apparent to those skilled in the art that various modifications and variations can be made in the present specification without departing from the spirit or scope of the specification. Thus, if such modifications and variations of the present specification fall within the scope of the claims and the equivalents thereof, the present specification is also intended to include such modifications and variations.
Claims (8)
1. A display driving circuit, comprising:
at least two driving modules, each driving module comprising a plurality of GOA driving units, each GOA driving unit being for driving at least one row of display pixels;
the frame start signal ends are electrically connected with the driving modules and are used for providing frame start signals for the corresponding driving modules;
each driving module comprises N serially connected GOA driving units, the output end of the N-p-th GOA driving unit is connected with the input end of the N-th GOA driving unit, and the output end of the N-p-th GOA driving unit is used for being connected with the corresponding display pixels, wherein p is a natural number greater than 0, N is a natural number greater than or equal to 2, and p+1 is less than or equal to N;
the GOA driving unit is used for generating a scanning driving waveform according to a pulse signal, the rising edge starting time of the time sequence waveform of the frame starting signal provided by the q-th group of frame starting signal ends is the same as the rising edge starting time of the scanning driving waveform generated by the N-p+1-th GOA driving unit of the q-1-th group of driving modules, wherein q is a natural number which is greater than or equal to 1, and q is smaller than the total number of the frame starting signal ends;
The q-th group of the frame start signal ends are respectively connected with the input ends of the 1 st-stage GOA driving unit to the p-th-stage GOA driving unit of the q-th group of the driving module, and the 1 st-stage GOA driving unit to the p-th-stage GOA driving unit of the driving module are connected with different pulse signals;
reverse level transmission exists in the reset signals between the GOA driving units in the driving modules, and reverse level transmission exists in the reset signals between the adjacent driving modules;
the GOA driving unit comprises a fourth MOS tube, a tenth MOS tube, a first potential point, a first capacitor and an output end, wherein a grid electrode of the tenth MOS tube is electrically connected with the first potential point, a source electrode of the tenth MOS tube is used for being connected with the pulse signal, a drain electrode of the tenth MOS tube is electrically connected with the output end, the first capacitor is electrically connected between the first potential point and the output end, a source electrode of the fourth MOS tube is electrically connected with the first potential point, a grid electrode of the fourth MOS tube is used for being connected with a first low-level signal wire, a source electrode of the fourth MOS tube is used for being connected with a second low-level signal wire, signals transmitted by the first low-level signal wire are different from signals transmitted by the second low-level signal wire, and the potential of the first potential point is controlled to be pulled down to a low level by the signals transmitted by the second low-level signal wire.
2. The display driver circuit of claim 1, wherein the number of GOA driver units within each of the driver modules is the same.
3. The display driving circuit according to claim 1, wherein the number of the driving modules is 2×q, two driving modules are grouped, one group of driving modules is connected to the same display pixel, two driving modules of the same group are respectively disposed at two sides of the connected display pixel, the number of the frame start signal terminals is 2×q, and two frame start signal terminals are grouped; the Q-th group of the frame start signal ends are respectively connected with the 1 st GOA driving unit of the Q-th group of the driving module to the input end of the p-th GOA driving unit, wherein Q is more than or equal to 1 and less than or equal to Q, and Q is a natural number larger than 1.
4. The display driving circuit according to claim 1, wherein the number of the frame start signal terminals and the number of the driving modules are Q, each driving module is connected to each row of the display pixels in a one-to-one correspondence manner, and the qth frame start signal terminal is connected to the input terminals of the 1 st stage GOA driving unit to the p st stage GOA driving unit of the Q driving module, respectively, wherein Q is a natural number greater than 1 and is equal to or greater than 1.
5. A display driving method, characterized in that it is applied to the display driving circuit according to any one of claims 1 to 4, comprising:
detecting a display scanning driving instruction;
sequentially providing frame start signals for different driving modules according to the display scanning driving instruction;
the step of sequentially providing frame start signals to different driving modules according to the display scanning driving instruction comprises the following steps:
controlling the q-th group of the frame start signal terminals to respectively provide the frame start signals for the 1 st-stage GOA driving unit to the p-th stage GOA driving unit of the driving module, and controlling the time sequence waveform rising edge starting time of the frame start signals provided by the q-th group of the frame start signal terminals to be the same as the rising edge starting time of the scanning driving waveforms generated by the N-p+1 th stage GOA driving unit of the driving module, wherein the 1 st-stage GOA driving unit to the p-th stage GOA driving unit of the driving module are connected with different pulse signals;
and according to the display scanning driving instruction, different signals are respectively transmitted to the first low-level signal line and the second low-level signal line so as to drive the fourth MOS tube to control the potential of the first potential point to be pulled down to a low level.
6. The display driving method according to claim 5, wherein sequentially providing frame start signals to different driving modules according to the display scan driving instruction comprises:
according to the display scanning driving instruction, controlling a 1 st group of the frame starting signal end to provide the frame starting signal to the input end of a 1 st grade GOA driving unit to a p grade GOA driving unit of a 1 st group of the driving module, wherein the 1 st grade GOA driving unit generates a scanning driving waveform according to a pulse signal under the action of the frame starting signal;
and after the (N-p+1) -th GOA driving unit of the (q-1) -th group driving module generates a scanning driving waveform, controlling the (q) -th group frame start signal end to provide a frame start signal for the input ends of the (1) -th GOA driving unit to the (p) -th GOA driving unit of the (q) -th group driving module.
7. A display panel, comprising:
a display driving circuit according to any one of claims 1 to 4;
and the display pixel is electrically connected with the display driving circuit.
8. A display device, comprising:
the display panel of claim 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111416100.9A CN114078447B (en) | 2021-11-25 | 2021-11-25 | Display driving circuit, method, display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111416100.9A CN114078447B (en) | 2021-11-25 | 2021-11-25 | Display driving circuit, method, display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114078447A CN114078447A (en) | 2022-02-22 |
| CN114078447B true CN114078447B (en) | 2023-11-14 |
Family
ID=80284222
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111416100.9A Active CN114078447B (en) | 2021-11-25 | 2021-11-25 | Display driving circuit, method, display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114078447B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114724526B (en) * | 2022-06-07 | 2022-09-27 | 惠科股份有限公司 | Grid driving circuit, display panel and display device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103034007A (en) * | 2012-12-14 | 2013-04-10 | 京东方科技集团股份有限公司 | Display and driving method thereof, and display device |
| CN104464596A (en) * | 2014-12-22 | 2015-03-25 | 合肥鑫晟光电科技有限公司 | Grid integrated drive circuit, display panel and display device |
| CN104658466A (en) * | 2015-01-27 | 2015-05-27 | 京东方科技集团股份有限公司 | GOA circuit and driving method thereof, as well as display panel and display device |
| CN205282052U (en) * | 2015-12-31 | 2016-06-01 | 京东方科技集团股份有限公司 | GOA circuit, display panel and display device |
| CN107808651A (en) * | 2017-11-15 | 2018-03-16 | 武汉天马微电子有限公司 | Display panel and display device |
| CN109686333A (en) * | 2019-02-01 | 2019-04-26 | 京东方科技集团股份有限公司 | Gate driving circuit and its driving method, display device |
-
2021
- 2021-11-25 CN CN202111416100.9A patent/CN114078447B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103034007A (en) * | 2012-12-14 | 2013-04-10 | 京东方科技集团股份有限公司 | Display and driving method thereof, and display device |
| CN104464596A (en) * | 2014-12-22 | 2015-03-25 | 合肥鑫晟光电科技有限公司 | Grid integrated drive circuit, display panel and display device |
| CN104658466A (en) * | 2015-01-27 | 2015-05-27 | 京东方科技集团股份有限公司 | GOA circuit and driving method thereof, as well as display panel and display device |
| CN205282052U (en) * | 2015-12-31 | 2016-06-01 | 京东方科技集团股份有限公司 | GOA circuit, display panel and display device |
| CN107808651A (en) * | 2017-11-15 | 2018-03-16 | 武汉天马微电子有限公司 | Display panel and display device |
| CN109686333A (en) * | 2019-02-01 | 2019-04-26 | 京东方科技集团股份有限公司 | Gate driving circuit and its driving method, display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114078447A (en) | 2022-02-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108766380B (en) | GOA circuit | |
| US7283603B1 (en) | Shift register with four phase clocks | |
| US7310402B2 (en) | Gate line drivers for active matrix displays | |
| US8049703B2 (en) | Flat display structure and method for driving flat display | |
| WO2019134221A1 (en) | Goa circuit | |
| JP4083581B2 (en) | Shift register and liquid crystal display device using the same | |
| JP5430870B2 (en) | Display device and driving method thereof | |
| US8737560B2 (en) | Shift register unit, gate driving device and liquid crystal display | |
| CN107749281B (en) | Grid driving circuit | |
| EP2234098B1 (en) | Display device and method for driving display device | |
| EP3316236A1 (en) | Shift register unit, drive method therefor, gate drive circuit, and display device | |
| CN101303896B (en) | Shift buffer capable of reducing frequency coupling effect and shift buffer unit | |
| US20180211606A1 (en) | Shift register circuit and driving method therefor, gate line driving circuit and array substrate | |
| CN110969976B (en) | Display device driving method and display device | |
| US10120482B2 (en) | Driving method for in-cell type touch display panel | |
| KR20100083370A (en) | Gate driving circuit and display device having the same | |
| CN106910450B (en) | Gate drive circuit and display device | |
| US10078993B2 (en) | Gate driver on array substrate and liquid crystal display adopting the same | |
| KR20100048103A (en) | Method for driving gate line, gate driving circuit performing for the method and display apparatus having the gate driving circuit | |
| CN108694903B (en) | Array substrate row driving circuit | |
| US20180261178A1 (en) | Shift Register with Fault Tolerance Mechanism and Driving Method Thereof, and Gate Driving Circuit | |
| CN107689217B (en) | Gate drive circuit and display device | |
| TWI559279B (en) | Shift register circuit and method thereof | |
| CN114078447B (en) | Display driving circuit, method, display panel and display device | |
| KR101394925B1 (en) | Liquid crystal display device and driving method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |