CN113990981A - Single crystal suede smooth and round treatment process - Google Patents

Single crystal suede smooth and round treatment process Download PDF

Info

Publication number
CN113990981A
CN113990981A CN202111209827.XA CN202111209827A CN113990981A CN 113990981 A CN113990981 A CN 113990981A CN 202111209827 A CN202111209827 A CN 202111209827A CN 113990981 A CN113990981 A CN 113990981A
Authority
CN
China
Prior art keywords
silicon wafer
smooth
solution
cleaning
washing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202111209827.XA
Other languages
Chinese (zh)
Other versions
CN113990981B (en
Inventor
黄立根
上官泉元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Jietai Photoelectric Technology Co ltd
Original Assignee
Jiangsu Jietai Photoelectric Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Jietai Photoelectric Technology Co ltd filed Critical Jiangsu Jietai Photoelectric Technology Co ltd
Priority to CN202111209827.XA priority Critical patent/CN113990981B/en
Publication of CN113990981A publication Critical patent/CN113990981A/en
Application granted granted Critical
Publication of CN113990981B publication Critical patent/CN113990981B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B08CLEANING
    • B08BCLEANING IN GENERAL; PREVENTION OF FOULING IN GENERAL
    • B08B3/00Cleaning by methods involving the use or presence of liquid or steam
    • B08B3/04Cleaning involving contact with liquid
    • B08B3/08Cleaning involving contact with liquid the liquid having chemical or dissolving effect
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Electromagnetism (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Photovoltaic Devices (AREA)
  • Weting (AREA)

Abstract

The invention discloses a smooth and round treatment process of a single crystal suede, which comprises the following steps: s1, carrying out micro-etching on a sharp pyramid structure on the surface of a silicon wafer after texturing by using an alkaline solution to obtain a round and smooth textured structure; s2, washing the silicon wafer by using normal-temperature deionized water; s3, using KOH and H2O2Cleaning the silicon wafer by using the mixed solution; s4, washing the silicon wafer by using normal-temperature deionized water; s5, cleaning the HF solution to remove an oxide layer on the surface of the silicon wafer, so that the silicon wafer is easy to dehydrate; s6, washing the silicon wafer by using deionized water; and S7, dehydrating and drying the silicon wafer. According to the invention, KOH and other alkaline solutions are adopted to replace the traditional acidic solution for smooth and round treatment of the texture surface on the surface of the monocrystalline silicon piece, so that the generation of N-containing and F-containing waste liquid is remarkably reduced, the process environmental protection property is improved, the additional equipment investment is avoided, and the production cost of the battery piece is favorably reduced.

Description

Single crystal suede smooth and round treatment process
Technical Field
The invention relates to the technical field of solar cell preparation, in particular to a single crystal suede smooth and round treatment process.
Background
At present, the key point of large-scale development and utilization of solar photovoltaic power generation lies in improving the photoelectric conversion efficiency of solar cells and reducing the production cost of the solar cells. The silicon-based Heterojunction (HIT) solar cell is a new third-generation high-efficiency solar cell technology, combines the advantages of the first-generation monocrystalline silicon and the second-generation silicon film, has a series of advantages of high conversion efficiency, low temperature coefficient and the like, has great development potential and wide application prospect, and is expected to lead the development direction of the whole silicon-based solar cell.
The preparation of the passivation layer is the most critical process step in the manufacturing process of the silicon-based heterojunction solar cell, and the high-quality passivation layer can effectively inhibit the recombination of current carriers on the silicon surface and prolong the minority carrier lifetime, thereby playing a role in improving the photoelectric conversion efficiency of the cell. However, compared with the silicon nitride passivation layer with the thickness of about 80nm involved in the traditional crystalline silicon cell, the amorphous silicon passivation layer of the silicon-based heterojunction solar cell is extremely thin, and is only 5-10nm, so that the deposition of the amorphous silicon passivation layer has an extremely high requirement on the surface morphology of the silicon wafer.
In the prior art of manufacturing an HIT solar cell, in order to obtain a good antireflection effect on the surface of a silicon wafer, texturing processing on the surface of the silicon wafer is firstly performed through a cleaning texturing process, and a pyramid textured structure with a light absorption effect is etched on the surface of the silicon wafer. However, the peak of the structure is sharp, and the structure is easy to cause plasma discharge and other adverse factors in the amorphous silicon deposition process, so that the amorphous silicon film deposition is very uneven, the film quality is seriously influenced, and finally the battery conversion efficiency is reduced.
In the prior art, a monocrystalline silicon piece after being cleaned and textured is generally soaked in HNO3And in the mixed solution of HF, under the etching of certain temperature and time, the suede becomes smooth and round. However, the method can generate a large amount of waste liquid containing F and N, and the waste liquid can reach the discharge standard after being treated by a series of waste water and diluted by a large amount of water, thereby increasing the production cost of the battery piece virtually. To avoid the generation of N-containing waste liquid, ozone is used to replace HNO3Firstly, carrying out oxidation treatment on the surface of the silicon wafer, and then adopting an HF solution to etch the surface of the silicon wafer. However, the method still needs to treat the generated F-containing waste liquid and needs to be additionally provided with a high ozone machine, so that the equipment investment is increased.
Disclosure of Invention
In order to solve the technical problem, the invention provides a single crystal suede smooth and round treatment process, which comprises the following steps:
s1, carrying out micro-etching on a sharp pyramid structure on the surface of a silicon wafer after texturing by using an alkaline solution to obtain a round and smooth textured structure;
s2, washing the silicon wafer by using normal-temperature deionized water;
s3, using KOH and H2O2Cleaning the silicon wafer by using the mixed solution;
s4, washing the silicon wafer by using normal-temperature deionized water;
s5, cleaning the HF solution to remove an oxide layer on the surface of the silicon wafer, so that the silicon wafer is easy to dehydrate;
s6, washing the silicon wafer by using deionized water;
and S7, dehydrating and drying the silicon wafer.
In step S1, the monocrystalline silicon piece after texturing is soaked in KOH solution with the mass fraction of 0.05% -0.5% to carry out micro-etching on the sharp pyramid structure on the surface of the silicon piece, the etching temperature is 25-35 ℃, and the etching time is 30-120S.
In steps S2, S4 and S6, the cleaning time is 60-120S.
Wherein in step S3, the mass fraction of KOH is 0.5% -1.2%, and H is2O2The mass fraction of the cleaning agent is 3-10%, and the cleaning time is 110-180 s.
In step S5, the volume fraction of the HF solution is 2% -6%, and the cleaning time is 90-180S.
By adopting the technical scheme, the invention adopts alkaline solutions such as KOH and the like to replace the traditional acidic solution to carry out smooth and round treatment on the suede surface of the monocrystalline silicon piece, thereby remarkably reducing the generation of waste liquid containing N and F, improving the environmental protection property of the process, avoiding the investment of additional equipment and being beneficial to reducing the production cost of the battery piece.
Detailed Description
The single crystal suede smooth and round treatment process provided by the embodiment comprises the following steps:
s1, carrying out micro-etching on a sharp pyramid structure on the surface of a silicon wafer after texturing by using an alkaline solution to obtain a round and smooth textured structure; soaking the textured monocrystalline silicon wafer in a KOH solution with the mass fraction of 0.05-0.5% to carry out micro-etching on the sharp pyramid structure on the surface of the silicon wafer, wherein the etching temperature is 25-35 ℃, and the etching time is 30-120 s;
s2, washing the silicon wafer for 60-120s by using normal-temperature deionized water;
s3, using KOH and H2O2Cleaning the silicon wafer by using the mixed solution; wherein, the mass fraction of KOH is 0.5 percent to 1.2 percent, and H2O2The mass fraction of the cleaning agent is 3-10%, and the cleaning time is 110-180 s;
s4, washing the silicon wafer for 60-120s by using normal-temperature deionized water;
s5, cleaning the HF solution to remove an oxide layer on the surface of the silicon wafer, so that the silicon wafer is easy to dehydrate; wherein the volume fraction of the HF solution is 2-6%, and the cleaning time is 90-180 s;
s6, washing the silicon wafer for 60-120s by using deionized water;
and S7, dehydrating and drying the silicon wafer.
According to the invention, KOH and other alkaline solutions are adopted to replace the traditional acidic solution for smooth and round treatment of the texture surface on the surface of the monocrystalline silicon piece, so that the generation of N-containing and F-containing waste liquid is remarkably reduced, the process environmental protection property is improved, the additional equipment investment is avoided, and the production cost of the battery piece is favorably reduced.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to the above-described embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (5)

1. A smooth and round treatment process for a monocrystal suede is characterized by comprising the following steps:
s1, carrying out micro-etching on a sharp pyramid structure on the surface of a silicon wafer after texturing by using an alkaline solution to obtain a round and smooth textured structure;
s2, washing the silicon wafer by using normal-temperature deionized water;
s3, using KOH and H2O2Cleaning the silicon wafer by using the mixed solution;
s4, washing the silicon wafer by using normal-temperature deionized water;
s5, cleaning the HF solution to remove an oxide layer on the surface of the silicon wafer, so that the silicon wafer is easy to dehydrate;
s6, washing the silicon wafer by using deionized water;
and S7, dehydrating and drying the silicon wafer.
2. The process of claim 1, wherein in step S1, the textured monocrystalline silicon wafer is immersed in a KOH solution with a mass fraction of 0.05% to 0.5% to microetch the sharp pyramidal structures on the surface of the silicon wafer, the etching temperature is 25 to 35 ℃, and the etching time is 30 to 120S.
3. The process of claim 1, wherein the cleaning time is 60-120S in each of steps S2, S4 and S6.
4. The process of claim 1, wherein in step S3, the percentage by mass of KOH is 0.5% -1.2%, and H is2O2The mass fraction of the cleaning agent is 3-10%, and the cleaning time is 110-180 s.
5. The process of claim 1, wherein in step S5, the volume fraction of the HF solution is 2% to 6%, and the cleaning time is 90 to 180S.
CN202111209827.XA 2021-10-18 2021-10-18 Single crystal suede smooth and round treatment process Active CN113990981B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111209827.XA CN113990981B (en) 2021-10-18 2021-10-18 Single crystal suede smooth and round treatment process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111209827.XA CN113990981B (en) 2021-10-18 2021-10-18 Single crystal suede smooth and round treatment process

Publications (2)

Publication Number Publication Date
CN113990981A true CN113990981A (en) 2022-01-28
CN113990981B CN113990981B (en) 2022-10-28

Family

ID=79739111

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111209827.XA Active CN113990981B (en) 2021-10-18 2021-10-18 Single crystal suede smooth and round treatment process

Country Status (1)

Country Link
CN (1) CN113990981B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114975650A (en) * 2022-03-16 2022-08-30 江苏日托光伏科技股份有限公司 Monocrystalline silicon pyramid and preparation method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102938431A (en) * 2012-10-19 2013-02-20 上海中智光纤通讯有限公司 Silicon wafer cleaning flocking method of solar battery
EP3139416A1 (en) * 2015-09-07 2017-03-08 IMEC vzw Texturing monocrystalline silicon substrates

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102938431A (en) * 2012-10-19 2013-02-20 上海中智光纤通讯有限公司 Silicon wafer cleaning flocking method of solar battery
EP3139416A1 (en) * 2015-09-07 2017-03-08 IMEC vzw Texturing monocrystalline silicon substrates

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114975650A (en) * 2022-03-16 2022-08-30 江苏日托光伏科技股份有限公司 Monocrystalline silicon pyramid and preparation method thereof

Also Published As

Publication number Publication date
CN113990981B (en) 2022-10-28

Similar Documents

Publication Publication Date Title
AU2019201444B2 (en) A method for producing a textured structure of a crystalline silicon solar cell
CN102938431B (en) A kind of silicon chip cleaning and texturing method of solar cell
CN112542531B (en) Silicon wafer pretreatment and heterojunction battery preparation method
CN102593268B (en) Method for carrying out cleaning and texture-surface-making on heterojunction solar cells by using texturing smoothing and rounding technique
CN102185035B (en) Process for preparing crystalline silicon solar cell by secondary texturing method
CN103441182B (en) The matte processing method of solar cell and solar cell
CN111933752A (en) Solar cell and preparation method thereof
CN107675263A (en) The optimization method of monocrystalline silicon pyramid structure matte
CN110943144A (en) Texturing and cleaning method for heterojunction battery
CN115207154A (en) Heterojunction solar cell texturing and cleaning method
CN112458540A (en) Solar single crystal texturing process
CN107393818B (en) Acid-base secondary texturing method of polycrystalline silicon solar cell and polycrystalline silicon thereof
CN113990981B (en) Single crystal suede smooth and round treatment process
CN114335247A (en) Double-texturing cleaning process and device for heterojunction battery
CN104393094B (en) N-type silicon chip cleaning texturing method for HIT battery
CN204167329U (en) Metallurgy polycrystalline silicon solar battery sheet and solar panel
CN114388639A (en) Ingot casting crystalline silicon heterojunction solar cell and manufacturing method thereof
CN111627804A (en) Solar cell single-side polishing process utilizing mask protection
CN116190205A (en) Solar cell texturing and cleaning method
CN111446326A (en) Solar cell single-side texturing process protected by mask
CN107623055B (en) A kind of preparation method of quasi- monocrystalline battery
CN114628547A (en) Solar cell with local surface morphology and preparation method thereof
CN113937185A (en) Method for manufacturing heterojunction solar cell adopting hydrogen passivation
CN112599634A (en) Solar crystalline silicon cell texturing method, mixed pickling method and mixed pickling liquid medicine
CN113707764B (en) Manufacturing method of solar cell adopting inverted pyramid suede

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant