CN113870764A - Pixel circuit and display panel - Google Patents
Pixel circuit and display panel Download PDFInfo
- Publication number
- CN113870764A CN113870764A CN202010530835.3A CN202010530835A CN113870764A CN 113870764 A CN113870764 A CN 113870764A CN 202010530835 A CN202010530835 A CN 202010530835A CN 113870764 A CN113870764 A CN 113870764A
- Authority
- CN
- China
- Prior art keywords
- transistor
- module
- electrically connected
- gate
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims abstract description 110
- 230000000694 effects Effects 0.000 abstract description 14
- 238000010586 diagram Methods 0.000 description 18
- 230000009286 beneficial effect Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 4
- 230000002349 favourable effect Effects 0.000 description 2
- 208000032005 Spinocerebellar ataxia with axonal neuropathy type 2 Diseases 0.000 description 1
- 208000033361 autosomal recessive with axonal neuropathy 2 spinocerebellar ataxia Diseases 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000008707 rearrangement Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
Abstract
The embodiment of the invention discloses a pixel circuit and a display panel, wherein the pixel circuit comprises a data writing module, a storage module, a voltage selection module and a light-emitting module, by arranging the voltage selection module to comprise the first transmission gate and the second transmission gate, and the first transmission gate and the second transmission gate both comprise at least two transistors which are connected in parallel and have different channel types, characteristic complementation can be realized between the transistors with different channel types relative to a single transistor, and the on-state resistance of the transistor is smaller, thereby having faster on and off speed, quickly realizing the selection of the first power supply voltage and the second power supply voltage, and then the bright and dark state of the light-emitting module is accurately and quickly controlled, so that the light-emitting duration of the light-emitting module can be accurately controlled, the gray scale can be accurately displayed in each frame, and the good display effect can be ensured.
Description
Technical Field
The embodiment of the invention relates to the technical field of display, in particular to a pixel circuit and a display panel.
Background
With the development of display technology, the requirements for display effects are also higher and higher.
The conventional pixel circuit generally includes a plurality of transistors and a light emitting device, and the transistors control the brightness of the light emitting device, thereby controlling gray scale switching.
However, the existing display panel has the problems of poor transistor characteristics, slow on/off switching speed, slow control speed of the light-emitting device in the bright and dark states and poor display effect.
Disclosure of Invention
The invention provides a pixel circuit and a display panel, which are used for quickly controlling the bright and dark states of a light-emitting device and realizing that the display gray scale can be quickly switched, thereby ensuring a good display effect.
In a first aspect, an embodiment of the present invention provides a pixel circuit, including a data writing module, a storage module, a voltage selection module, and a light emitting module;
the data writing module is used for writing the data voltage into the storage module, and the storage module is used for storing the data voltage;
the voltage selection module is electrically connected with the storage module and comprises a first transmission gate and a second transmission gate, the first transmission gate and the second transmission gate respectively comprise at least two transistors which are connected in parallel and have different channel types, the voltage selection module is used for controlling the conduction states of the first transmission gate and the second transmission gate according to the storage data voltage of the storage module, transmitting a first power voltage to the light emitting module to enable the light emitting module to be lightened when the first transmission gate is conducted, and transmitting a second power voltage to the light emitting module to enable the light emitting module to be turned off when the second transmission gate is conducted.
Optionally, the first transmission gate includes a first control terminal, a second control terminal, a first input terminal and a first output terminal, and the second transmission gate includes a third control terminal, a fourth control terminal, a second input terminal and a second output terminal; the first input end is electrically connected with the first power supply voltage input end, and the second input end is electrically connected with the second power supply voltage input end;
the voltage selection module further comprises an inverter, the input end of the inverter is electrically connected with the storage module, the input end of the inverter is also electrically connected with the first control end and the third control end respectively, and the output end of the inverter is electrically connected with the second control end and the fourth control end respectively; the first output end of the first transmission gate and the second output end of the second transmission gate are electrically connected with the light-emitting module;
the first transmission gate is used for conducting according to signals of the first control end and the second control end when an input signal of the input end of the inverter is a first voltage signal; the second transmission gate is used for being conducted according to signals of the third control terminal and the fourth control terminal when an input signal of the input end of the inverter is a second voltage signal.
Optionally, the first transmission gate includes a first transistor and a second transistor, and the second transmission gate includes a third transistor and a fourth transistor, where the channel types of the first transistor and the fourth transistor are the same, the channel types of the second transistor and the third transistor are the same, and the channel types of the first transistor and the second transistor are different;
the grid electrode of the first transistor is used as a first control end, the grid electrode of the second transistor is used as a second control end, the first pole of the first transistor and the first pole of the second transistor are both electrically connected with the first power supply voltage input end, and the second pole of the first transistor and the second pole of the second transistor are both electrically connected with the first output end;
the grid electrode of the third transistor is used as a third control end, the grid electrode of the fourth transistor is used as a fourth control end, the first pole of the third transistor and the first pole of the fourth transistor are both electrically connected with the second power supply voltage input end, and the second pole of the third transistor and the second pole of the fourth transistor are both electrically connected with the second output end. Through setting up first transmission gate and second transmission gate and all including two parallelly connected transistors, and the type of two transistors is different, and transistor characteristic is complementary in realizing first transmission gate and second transmission gate, reduces on-resistance, and then realizes selecting fast first mains voltage and second mains voltage, and then carries out the basis of quick control to light emitting module's bright dark state, can be so that the quantity of transistor is less in the pixel circuit, and then be favorable to improving pixel density.
Optionally, the pixel circuit further includes a reset module, where the reset module is configured to provide a second voltage signal to the input terminal of the inverter at least in an initial stage of one frame, so as to turn on the second transmission gate;
the reset module is further used for resetting the storage module at least in an initial stage of one frame. Residual charges of a frame on the light emitting module can be cleared; so that the data voltage stored by the memory module can also be cleared.
Optionally, one frame includes at least two subframes, and the reset module is configured to provide the second voltage signal to the input terminal of the inverter at an initial stage in each subframe to turn on the second transmission gate; the reset module is also used for resetting the storage module in the initial stage in each subframe. Residual charges of a frame on the light emitting module can be cleared; so that the data voltage stored by the memory module can also be cleared.
Optionally, the control end of the reset module is electrically connected to the reset control signal end, the first end of the reset module is used for accessing the second voltage signal, and the second end of the reset module is electrically connected to the input end of the inverter;
optionally, the second voltage signal is provided by the first supply voltage input.
Optionally, the storage module includes a latch, an input end of the latch is electrically connected to the data writing module, and an output end of the latch is electrically connected to the voltage selection module;
the latch comprises a fifth transistor, a sixth transistor, a seventh transistor and an eighth transistor, wherein the grid electrode of the fifth transistor is electrically connected with the grid electrode of the sixth transistor, the first electrode of the fifth transistor is electrically connected with the third power supply voltage input end, the second electrode of the fifth transistor is electrically connected with the first electrode of the sixth transistor, and the second electrode of the sixth transistor is electrically connected with the fourth power supply voltage input end;
a gate of the seventh transistor is electrically connected to a gate of the eighth transistor, a first pole of the seventh transistor is electrically connected to the third power supply voltage input terminal, a second pole of the seventh transistor is electrically connected to the first pole of the eighth transistor, and a second pole of the eighth transistor is electrically connected to the fourth power supply voltage input terminal;
a common terminal of a gate of the fifth transistor and a gate of the sixth transistor is electrically connected to the second pole of the seventh transistor, and the gate of the fifth transistor and the gate of the sixth transistor serve as input terminals of the latch;
a common terminal of a gate of the seventh transistor and a gate of the eighth transistor is electrically connected to the second diode of the fifth transistor; the second pole of the fifth transistor and the first pole of the sixth transistor are used as output ends of the latch;
the channel types of the fifth transistor and the seventh transistor are the same, the channel types of the sixth transistor and the eighth transistor are the same, and the channel types of the fifth transistor and the sixth transistor are different; this arrangement enables the data voltage to be maintained more satisfactorily.
Optionally, the third power supply voltage input terminal and the first power supply voltage input terminal are the same input terminal; the number of power supplies for supplying power to the pixel circuit can be reduced, which is advantageous for cost saving.
Optionally, the fourth supply voltage input and the second supply voltage input Vss1 are the same input. The number of power supplies for supplying power to the pixel circuit can be reduced, which is advantageous for cost saving.
Optionally, the first transmission gate and the second transmission gate are both electrically connected to the first end of the light emitting module, and the second end of the light emitting module is electrically connected to the fifth power voltage input end; preferably, the fifth supply voltage input and the second supply voltage input are the same input.
Optionally, the data writing module includes a ninth transistor, and is configured to transmit the data voltage at the data voltage input end to the storage module under the control of a first scan signal accessed to a gate of the ninth transistor;
optionally, the data writing module further includes a tenth transistor, the tenth transistor and the ninth transistor are connected in parallel, and the channel type of the tenth transistor is opposite to that of the ninth transistor; the gate of the tenth transistor is used for receiving a second scanning signal, and the level of the second scanning signal is opposite to that of the first scanning signal. For single transistor, turn on and turn off speed and accelerate, and then can realize the quick transmission to storage module to the data voltage to and realize the quick disconnection of data voltage input and storage module, and then be favorable to the promotion of display effect.
In a second aspect, an embodiment of the present invention further provides a display panel, including the pixel circuit provided in the first aspect.
The embodiment of the invention provides a pixel circuit and a display panel, wherein the pixel circuit comprises a data writing module, a storage module, a voltage selection module and a light-emitting module, by arranging the voltage selection module to comprise the first transmission gate and the second transmission gate, and the first transmission gate and the second transmission gate both comprise at least two transistors which are connected in parallel and have different channel types, characteristic complementation can be realized between the transistors with different channel types relative to a single transistor, and the on-state resistance of the transistor is smaller, thereby having faster on and off speed, quickly realizing the selection of the first power supply voltage and the second power supply voltage, and then the bright and dark state of the light-emitting module is accurately and quickly controlled, so that the light-emitting duration of the light-emitting module can be accurately controlled, the gray scale can be accurately displayed in each frame, and the good display effect can be ensured.
Drawings
Fig. 1 is a schematic structural diagram of a pixel circuit according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention;
fig. 3 is a driving timing diagram of a pixel circuit according to an embodiment of the invention;
fig. 4 is another driving timing diagram of a pixel circuit according to an embodiment of the invention;
fig. 5 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention;
fig. 6 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention;
fig. 7 is a schematic structural diagram of a display panel according to an embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
As described in the background art, the conventional display panel has the problems of poor transistor characteristics and low on/off switching speed, which results in poor display effect. The inventor researches and discovers that the problems are caused because the conventional display panel comprises a plurality of pixel circuits, each pixel circuit usually comprises a plurality of transistors, and in the manufacturing process of the display panel, the problems that the characteristics of partial transistors are poor due to unavoidable process factors, and the on-resistance of a single transistor is usually large, so that the on-off switching speed is slow, the transistors cannot be turned on or off in time during gray scale switching, and particularly for a digital driving pixel circuit, the display gray scale is determined by the light emitting duration of a light emitting device, so that the light emitting duration of the light emitting device is inaccurate due to the fact that the transistors cannot be turned on or off in time, and further the display gray scale is inaccurate, and the display effect is influenced.
In view of the above problems, an embodiment of the present invention provides a pixel circuit, which includes a data writing module, a storage module, a voltage selection module, and a light emitting module; the data writing module is used for writing the data voltage into the storage module, and the storage module is used for storing the data voltage; the voltage selection module is electrically connected with the storage module and comprises a first transmission gate and a second transmission gate, the first transmission gate and the second transmission gate respectively comprise at least two transistors which are connected in parallel and have different channel types, the voltage selection module is used for controlling the conduction states of the first transmission gate and the second transmission gate according to the storage data voltage of the storage module, transmitting a first power voltage to the light emitting module to enable the light emitting module to be lightened when the first transmission gate is conducted, and transmitting a second power voltage to the light emitting module to enable the light emitting module to be turned off when the second transmission gate is conducted.
Specifically, the transmission gate includes at least two parallel transistors with different channel types, so that the characteristics of the two transistors with different channel types are complementary, and the at least two parallel transistors are equivalent to the structure of a single transistor, and the on-resistance is reduced, so that the problem of slow on-speed caused by poor characteristics and large on-resistance of the single transistor can be solved; when light emitting module need turn-off (becoming dark promptly), the data voltage according to the storage module storage of first transmission gate is turn-off fast, and the data voltage that the second transmission gate was saved according to the storage module switches on fast, and then transmits second mains voltage to light emitting module for light emitting module becomes dark fast, and then the accurate bright and dark state of controlling light emitting module fast. Optionally, the pixel circuit of this embodiment may be a digital driving pixel circuit, and in the digital driving pixel circuit, the display gray scale is determined by the light emitting duration of the light emitting module, so that the display gray scale is accurate by accurately and rapidly controlling the bright and dark states of the light emitting module, and the display gray scale can be rapidly switched, thereby ensuring a good display effect.
The pixel circuit of the embodiment comprises a first transmission gate and a second transmission gate by arranging the voltage selection module, wherein the first transmission gate and the second transmission gate comprise at least two transistors which are connected in parallel and have different channel types, the characteristics of the transistors which are different from the channel type can be complemented with each other compared with a single transistor, and the transistors have smaller on-resistance, so that the pixel circuit can have faster on-off speed, the selection of the first power supply voltage and the second power supply voltage is realized rapidly, the bright and dark state of the light-emitting module is controlled precisely and rapidly, the light-emitting duration of the light-emitting module can be controlled precisely, the gray scale can be displayed accurately in each frame, and a good display effect is ensured.
The technical solutions in the embodiments of the present invention are clearly and completely described below with reference to the drawings in the embodiments, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present invention without any creative work belong to the protection scope of the present invention.
Fig. 1 is a schematic structural diagram of a pixel circuit according to an embodiment of the present invention, and referring to fig. 1, the pixel circuit includes a data writing module 110, a memory module 120, a voltage selection module 130, and a light emitting module 140, and the voltage selection module 130 includes a first transmission gate 131 and a second transmission gate 132.
Optionally, the first transmission gate 131 includes a first control terminal G1, a second control terminal G2, a first input terminal and a first output terminal, and the second transmission gate 132 includes a third control terminal G3, a fourth control terminal G4, a second input terminal and a second output terminal; the first input is electrically connected to a first supply voltage input Vdd1 and the second input is electrically connected to a second supply voltage input Vss 1.
The voltage selection module 130 further includes an inverter 133, an input terminal of the inverter 133 is electrically connected to the memory module 120, input terminals of the inverter 133 are electrically connected to the first control terminal G1 and the third control terminal G3, respectively, and output terminals of the inverter 133 are electrically connected to the second control terminal G2 and the fourth control terminal G4, respectively; a first output terminal of the first transmission gate 131 and a second output terminal of the second transmission gate 132 are electrically connected to the light emitting module 140.
The first transmission gate 131 is configured to be turned on according to signals of the first control terminal G1 and the second control terminal G2 when the input signal of the input terminal of the inverter 133 is a first voltage signal; the second transmission gate 132 is configured to be turned on according to signals of the third control terminal G3 and the fourth control terminal G4 when the input signal of the input terminal of the inverter 133 is the second voltage signal.
In particular, the first supply voltage input Vdd1 may be used for inputting a first supply voltage, and the second supply voltage input Vss1 may be used for inputting a second supply voltage, and optionally, the first supply voltage may be equal to the second voltage signal, and the second supply voltage may be equal to the first voltage signal. The data writing module 110 may be turned on or off under the control of a first Scan signal input by the first Scan signal input terminal Scan1, when the data writing module 110 is turned on, a data voltage is transmitted to the storage module 120 through the data writing module 110, the storage module 120 stores the data voltage, the voltage selection module 130 selects the turn-on of the first transmission gate 131 and the second transmission gate 132 according to the data voltage stored in the storage module 120, and further controls the voltage transmitted to the light emitting module 140, thereby implementing the control of the brightness of the light emitting module 140.
Referring to fig. 1, the voltage selection module 130 includes an inverter 133, when an input signal at an input terminal of the inverter 133 is a first voltage signal, an output terminal of the inverter 133 outputs a second voltage signal, that is, the first voltage signal and the second voltage signal are inverted, at this time, the first transmission gate 131 is turned on according to the first voltage signal at the first control terminal G1 and the second voltage signal at the second control terminal G2, the second transmission gate 132 is turned off according to the first voltage signal at the third control terminal G3 and the second voltage signal at the fourth control terminal G4, so that the first power voltage input at the first power voltage input terminal Vdd1 is transmitted to the light emitting module 140 through the first transmission gate 131, and the light emitting module 140 is turned on. When the input signal of the input terminal of the inverter 133 is the second voltage signal, the output terminal of the inverter 133 outputs the first voltage signal, at this time, the first transmission gate 131 may be turned off according to the second voltage signal of the first control terminal G1 and the first voltage signal of the second control terminal G2, the second transmission gate 132 may be turned on according to the second voltage signal of the third control terminal G3 and the first voltage signal of the fourth control terminal G4, so that the second power voltage input by the second power voltage input terminal Vss1 is transmitted to the light emitting module 140 through the second transmission gate 132, and the light emitting module 140 is dimmed.
With continued reference to fig. 1, optionally, the first transmission gate 131 includes a first transistor T1 and a second transistor T2, and the second transmission gate 132 includes a third transistor T3 and a fourth transistor T4, wherein the first transistor T1 is the same channel type as the fourth transistor T4, the second transistor T2 is the same channel type as the third transistor T3, and the first transistor T1 is different channel type from the second transistor T2.
A gate of the first transistor T1 serves as a first control terminal G1, a gate of the second transistor T2 serves as a second control terminal G2, a first pole of the first transistor T1 and a first pole of the second transistor T2 are both electrically connected to the first power supply voltage input terminal Vdd1, and a second pole of the first transistor T1 and a second pole of the second transistor T2 are both electrically connected to the first output terminal.
A gate of the third transistor T3 is used as the third control terminal G3, a gate of the fourth transistor T4 is used as the fourth control terminal G4, a first pole of the third transistor T3 and a first pole of the fourth transistor T4 are electrically connected to the second power supply voltage input terminal Vss1, and a second pole of the third transistor T3 and a second pole of the fourth transistor T4 are electrically connected to the second output terminal.
Optionally, the first transistor T1 and the fourth transistor T4 are P-type transistors, and the second transistor T2 and the third transistor T3 are N-type transistors; of course, the first transistor T1 and the fourth transistor T4 may also be N-type transistors, and the second transistor T2 and the third transistor T3 are P-type transistors at this time, which is not limited in this embodiment. The following embodiments are described by taking as examples that the first transistor T1 and the fourth transistor T4 are P-type transistors, and the second transistor T2 and the third transistor T3 are N-type transistors.
When the data voltage written into the memory module 120 by the data writing module 110 is a first voltage signal, the memory module 120 stores the first voltage signal, the input terminal of the inverter 133 inputs the first voltage signal, and accordingly, the output terminal of the inverter 133 outputs a second voltage signal, and when the first transistor T1 and the fourth transistor T4 are P-type transistors and the second transistor T2 and the third transistor T3 are N-type transistors, the first voltage signal may be a low level signal and the second voltage signal may be a high level signal. The first transistor T1 is turned on according to the first voltage signal of the gate thereof, the second transistor T2 is turned on according to the second voltage signal of the gate thereof, that is, the first transmission gate 131 is turned on, and the first power voltage is transmitted to the light emitting module 140 through the turned-on first transmission gate 131, so that the light emitting module 140 is turned on. And the third transistor T3 is turned off according to the first voltage signal of its gate, and the fourth transistor T4 is turned off according to the second voltage signal of its gate, i.e., the second transmission gate 132 is turned off.
When the data voltage written into the memory module 120 by the data writing module 110 is a second voltage signal, the memory module 120 stores the second voltage signal, the second voltage signal is input to the input terminal of the inverter 133, and correspondingly, the first voltage signal is output from the output terminal of the inverter 133. The first transistor T1 is turned off according to the second voltage signal at the gate thereof, the second transistor T2 is turned off according to the first voltage signal at the gate thereof, that is, the first transmission gate 131 is turned off, and the first power voltage cannot be transmitted to the light emitting module 140. And the third transistor T3 is turned on according to the second voltage signal of the gate thereof, the fourth transistor T4 is turned on according to the first voltage signal of the gate thereof, that is, the second transmission gate 132 is turned on, and the second power voltage is transmitted to the light emitting module 140 through the turned-on second transmission gate 132, so that the light emitting module 140 is turned off.
In this embodiment, the first transmission gate 131 and the second transmission gate 132 are arranged to include two transistors connected in parallel, and the two transistors are different in type, so that the transistor characteristics in the first transmission gate 131 and the second transmission gate 132 are complementary, the on-resistance is reduced, and then the first power supply voltage and the second power supply voltage are selected quickly, and further on the basis of quickly controlling the brightness state of the light emitting module, the number of transistors in the pixel circuit can be reduced, and further, the pixel density can be improved.
Fig. 2 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention, the pixel circuit further includes a reset module 150, and the reset module 150 is configured to provide a second voltage signal to the input terminal of the inverter 133 at least in an initial stage of a frame, so as to turn on the second transmission gate 132.
The reset module 150 is further configured to reset the storage module 120 at least during an initial period of a frame.
Specifically, the present embodiment may be a digital driving pixel circuit or an analog driving pixel circuit, wherein when the pixel circuit is an analog driving pixel circuit, the initial stage in one frame is a stage before the data writing stage in one frame; when the pixel circuit is a digital driving pixel circuit, the initial stage in a frame is a stage before the data writing stage of the first subframe in a frame.
The reset module 150 provides the second voltage signal to the input terminal of the inverter 133 at least at an initial stage in one frame, so that at least at the initial stage in one frame, the second transmission gate 132 is turned on according to the second voltage signal, and the first transmission gate 131 is turned off according to the second voltage signal, so that at least at the initial stage in one frame, the second power voltage can be transmitted to the light emitting module 140 through the second transmission gate 132, thereby removing the residual charge of the last frame of the light emitting module 140, avoiding the influence of the display of the last frame on the current frame, and ensuring a better display effect. In addition, the reset module 150 also resets the storage module 120 at least at an initial stage within one frame, so that the data voltage stored in the storage module 120 can be cleared, thereby further avoiding the influence of the previous frame display on the current frame and further ensuring a good display effect.
With continued reference to fig. 2, optionally, one frame includes at least two subframes, and the reset module 150 is configured to provide the second voltage signal to the input terminal of the inverter 133 to turn on the second transmission gate 132 at an initial stage in each subframe; the reset module 150 is also used to reset the storage module 120 at an initial stage within each subframe.
Specifically, the pixel circuit of this embodiment may be a digital driving pixel circuit, and when the digital driving pixel circuit is driven, one frame is usually divided into at least two subframes, the time lengths corresponding to the different subframes are different, the light emitting time of the light emitting module 140 in one frame is controlled by controlling the brightness of the light emitting module 140 in each subframe, and the display gray scale of the light emitting module 140 is controlled by controlling the light emitting time of the light emitting module 140 in one frame. The initial phase of each subframe may be performed before the data writing phase of each subframe. The reset module 150 provides the second voltage signal to the input terminal of the inverter 133 at the initial stage in each subframe, so that the second transmission gate 132 is turned on according to the second voltage signal and the first transmission gate 131 is turned off according to the second voltage signal at the initial stage in each subframe, and further, at the initial stage in each subframe, the second power voltage can be transmitted to the light emitting module 140 through the second transmission gate 132, so as to clear the residual charge of a subframe on the light emitting module 140. The reset module 150 also resets the memory module 120 at an initial stage in each subframe, so that the data voltage stored in the memory module 120 can be cleared.
With continued reference to fig. 2, optionally, the control terminal of the RESET module 150 is electrically connected to a RESET control signal terminal RESET, the first terminal of the RESET module 150 is configured to receive the second voltage signal, and the second terminal of the RESET module 150 is electrically connected to the input terminal of the inverter 133.
Optionally, the second voltage signal is provided by the first supply voltage input Vdd 1.
Fig. 3 is a driving timing diagram of a pixel circuit according to an embodiment of the invention, where the driving timing may be used to drive the pixel circuit shown in fig. 2, and referring to fig. 2 and fig. 3, when the pixel circuit is an analog driving pixel circuit, the driving timing shown in fig. 3 may correspond to a driving timing of one frame, and an operation process of the pixel circuit in one frame includes an initial stage t1, a data writing stage t2, and a light emitting stage t 3. The description will be given taking an example in which the RESET control signal input from the RESET control signal terminal RESET is active low, the first voltage signal is a low-level signal, and the second voltage signal is a high-level signal.
At the initial stage T1, the RESET control signal terminal RESET inputs a low level signal, the RESET module 150 is turned on, the second voltage signal is transmitted to the input terminal of the inverter 133, the first voltage signal is input to the output terminal of the inverter 133, the third transistor T3 is turned on according to the second voltage signal of the gate, and the fourth transistor T4 is turned on according to the first voltage signal of the gate, the second power voltage is transmitted to the light emitting module 140, so that the light emitting module 140 is RESET.
In the Data writing phase t2, the first Scan signal input terminal Scan1 inputs a low level signal (a first voltage signal), the Data voltage input from the Data voltage input terminal Data is transmitted to the memory module 120 through the turned-on Data writing module 110, and the voltage selection module 130 turns on the first transmission gate 131 according to the first voltage signal stored in the memory module 120, so as to transmit the first power voltage to the light emitting module 140.
In the lighting period t3, the lighting module 140 is lit.
Fig. 4 is another driving timing diagram of a pixel circuit according to an embodiment of the present invention, where the driving timing diagram is used to drive the pixel circuit shown in fig. 2, the driving timing diagram is a digital driving manner, the driving timing diagram is a driving timing diagram for driving the pixel circuit by using a subframe method, fig. 4 schematically illustrates a case where one frame 1H is divided into 8 subframes, which are respectively a first subframe F1, a second subframe F2, a third subframe F3, a fourth subframe F4, a fifth subframe F5, a sixth subframe F6, a seventh subframe F7, and an eighth subframe F8, and optionally, the time lengths corresponding to the 8 subframes are different. The working process of each subframe may include a first phase t0 and a second phase t3, wherein the first phase t0 may include an initial phase t1 and a data writing phase t2, and the second phase t3 is a light emitting phase. At this time, the driving timing shown in fig. 3 may correspond to the driving timing of any subframe in fig. 4, and the working process of each working phase has been analyzed in the foregoing embodiment, which is not described herein again.
Fig. 5 is a schematic structural diagram of another pixel circuit provided in an embodiment of the present invention, and referring to fig. 5, optionally, the storage module 120 includes a latch, an input terminal of the latch is electrically connected to the data writing module 110, and an output terminal of the latch is electrically connected to the voltage selection module 130.
The latch includes a fifth transistor T5, a sixth transistor T6, a seventh transistor T7, and an eighth transistor T8, a gate of the fifth transistor T5 is electrically connected to a gate of the sixth transistor T6, a first pole of the fifth transistor T5 is electrically connected to the third power supply voltage input terminal Vdd2, a second pole of the fifth transistor T5 is electrically connected to a first pole of the sixth transistor T6, and a second pole of the sixth transistor T6 is electrically connected to the fourth power supply voltage input terminal Vss 2.
A gate of the seventh transistor T7 is electrically connected to a gate of the eighth transistor T8, a first pole of the seventh transistor T7 is electrically connected to the third power supply voltage input terminal Vdd2, a second pole of the seventh transistor T7 is electrically connected to the first pole of the eighth transistor T8, and a second pole of the eighth transistor T8 is electrically connected to the fourth power supply voltage input terminal Vss 2.
A common terminal of the gate of the fifth transistor T5 and the gate of the sixth transistor T6 is electrically connected to the second pole of the seventh transistor T7, and the gate of the fifth transistor T5 and the gate of the sixth transistor T6 serve as input terminals of the latch.
A common terminal of the gate of the seventh transistor T7 and the gate of the eighth transistor T8 is electrically connected to the second pole of the fifth transistor T5; the second pole of the fifth transistor T5 and the first pole of the sixth transistor T6 serve as output terminals of the latch.
The channel types of the fifth transistor T5 and the seventh transistor T7 are the same, the channel types of the sixth transistor T6 and the eighth transistor T8 are the same, and the channel types of the fifth transistor T5 and the sixth transistor T6 are different.
Optionally, the fifth transistor T5 and the seventh transistor T7 are P-type transistors, and the sixth transistor T6 and the eighth transistor T8 are N-type transistors; of course, in other embodiments, the fifth transistor T5 and the seventh transistor T7 may be N-type transistors, and the sixth transistor T6 and the eighth transistor T8 may be N-type transistors, which is not limited in this embodiment.
In the pixel circuit provided by this embodiment, the storage module 120 is configured as a latch structure, and because the latch structure has a power supply (electrically connected to the third power voltage input terminal Vdd2 and the fourth power voltage input terminal Vss2, respectively), compared to a pixel circuit in which a capacitor is used as the storage module 120 in the prior art, the data voltage can be better maintained, and because the voltage selection module 130 needs to control the first transmission gate 131 or the second transmission gate 132 to be turned on according to the data voltage, the stable maintenance of the data voltage can enable the first transmission gate 131 and the second transmission gate 132 in the voltage selection module 130 to be turned on or off accurately, so as to accurately control the turn-on and turn-off of the light emitting module 140, thereby ensuring a good display effect.
When the memory module 120 is in the latch structure, when the reset module 150 resets the memory module 120, the second voltage signal is transmitted to the gates of the seventh transistor T7 and the eighth transistor T8, the eighth transistor T8 is turned on, and the voltage signal of the fourth power voltage input terminal Vss2 is transmitted to the gates of the fifth transistor T5 and the sixth transistor T6, so that the latch is reset.
Optionally, the third power voltage input terminal Vdd2 and the first power voltage input terminal Vdd1 are the same input terminal, so that the number of power supplies for the pixel circuit can be reduced, which is beneficial to saving cost, and the power supplies are usually disposed in a non-display area of the display panel, thereby being beneficial to realizing a narrow bezel.
Optionally, the fourth power voltage input terminal Vss2 and the second power voltage input terminal Vss1 are the same input terminal, so that the number of power supplies for providing power to the pixel circuit can be reduced, which is beneficial to saving cost, and the power supplies are usually disposed in a non-display area of the display panel, thereby being beneficial to realizing a narrow frame.
Referring to fig. 1, fig. 2 and fig. 5, on the basis of the above embodiments, optionally, the first transmission gate 131 and the second transmission gate 132 are both electrically connected to the first end of the light emitting module 140, and the second end of the light emitting module 140 is electrically connected to the fifth power supply voltage input terminal Vss 3.
Optionally, the light emitting module 140 may be an Organic Light Emitting Device (OLED), an inorganic light emitting device (e.g., Micro-LED), and the like, and this embodiment is not limited in detail herein. Hereinafter, the organic light emitting device and the inorganic light emitting device may be collectively referred to as a light emitting device D1, wherein a first end of the light emitting module 140 may be an anode of the light emitting device D1 and a second end of the light emitting module 140 may be a cathode of the light emitting device D1.
The difference between the input first power voltage at the first power voltage input terminal Vdd1 and the input voltage at the fifth power voltage input terminal Vss3 may be greater than the voltage across the light emitting device D1, so that the light emitting device D1 may light up after the first power voltage is transmitted to the anode of the light emitting device D1. A difference between the input second power voltage of the second power voltage input terminal Vss1 and the input voltage of the fifth power voltage input terminal Vss3 may be less than a voltage across the light emitting device D1, so that the light emitting device D1 may be turned off after the second power voltage is transmitted to the anode of the light emitting device D1.
Optionally, the fifth power voltage input terminal Vss3 and the second power voltage input terminal Vss1 are the same input terminal, so that the number of power supplies for providing power to the pixel circuit can be reduced, which is beneficial to saving cost, and the power supplies are usually disposed in a non-display area of the display panel, thereby being beneficial to realizing a narrow bezel.
With continued reference to fig. 5, optionally, the Data writing module 110 includes a ninth transistor T9 for transmitting the Data voltage at the Data voltage input terminal Data to the memory module 120 under the control of the first scan signal inputted to the gate of the ninth transistor T9.
Fig. 6 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention, and referring to fig. 6, optionally, the data writing module 110 further includes a tenth transistor T10, the tenth transistor T10 is connected in parallel with the ninth transistor T9, and the channel types of the tenth transistor T10 and the ninth transistor T9 are opposite; the gate of the tenth transistor T10 is for receiving the second scan signal, which is opposite in level to the first scan signal.
Specifically, the gate of the ninth transistor T9 may be electrically connected to the first Scan signal input terminal Scan1, the gate of the tenth transistor T10 may be electrically connected to the second Scan signal input terminal Scan2, and the ninth transistor T9 and the tenth transistor T10 may form a transmission gate structure, thereby reducing on-resistance with respect to a single transistor; and the ninth transistor T9 and the tenth transistor T10 have different channel types and complementary characteristics, so that compared with a single transistor, the on/off speed is increased, and thus the Data voltage can be rapidly transmitted to the memory module 120, and the Data voltage input terminal Data and the memory module 120 can be rapidly cut off, thereby facilitating the improvement of the display effect.
Fig. 7 is a schematic structural diagram of a display panel according to an embodiment of the present invention, and the display panel 10 includes the pixel circuit 100 according to any embodiment of the present invention.
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.
Claims (10)
1. A pixel circuit is characterized by comprising a data writing module, a storage module, a voltage selection module and a light emitting module;
the data writing module is used for writing a data voltage into the storage module, and the storage module is used for storing the data voltage;
the voltage selection module is electrically connected with the storage module and comprises a first transmission gate and a second transmission gate, the first transmission gate and the second transmission gate both comprise at least two transistors which are connected in parallel and have different channel types, the voltage selection module is used for controlling the conduction states of the first transmission gate and the second transmission gate according to the storage data voltage of the storage module, transmitting a first power voltage to the light emitting module to enable the light emitting module to be lightened when the first transmission gate is conducted, and transmitting a second power voltage to the light emitting module to enable the light emitting module to be turned off when the second transmission gate is conducted.
2. The pixel circuit according to claim 1, wherein the first transmission gate comprises a first control terminal, a second control terminal, a first input terminal, and a first output terminal, and the second transmission gate comprises a third control terminal, a fourth control terminal, a second input terminal, and a second output terminal; the first input end is electrically connected with a first power supply voltage input end, and the second input end is electrically connected with a second power supply voltage input end;
the voltage selection module further comprises an inverter, the input end of the inverter is electrically connected with the storage module, the input end of the inverter is also electrically connected with the first control end and the third control end respectively, and the output end of the inverter is electrically connected with the second control end and the fourth control end respectively; the first output end of the first transmission gate and the second output end of the second transmission gate are both electrically connected with the light-emitting module;
the first transmission gate is used for conducting according to signals of the first control end and the second control end when an input signal of the input end of the inverter is a first voltage signal; and the second transmission gate is used for conducting according to the signals of the third control end and the fourth control end when the input signal of the input end of the phase inverter is a second voltage signal.
3. The pixel circuit according to claim 2, wherein the first transfer gate comprises a first transistor and a second transistor, and the second transfer gate comprises a third transistor and a fourth transistor, wherein the first transistor and the fourth transistor have the same channel type, the second transistor and the third transistor have the same channel type, and the first transistor and the second transistor have different channel types;
a gate of the first transistor is used as the first control terminal, a gate of the second transistor is used as the second control terminal, a first pole of the first transistor and a first pole of the second transistor are both electrically connected with the first power supply voltage input terminal, and a second pole of the first transistor and a second pole of the second transistor are both electrically connected with the first output terminal;
a gate of the third transistor is used as the third control terminal, a gate of the fourth transistor is used as the fourth control terminal, a first pole of the third transistor and a first pole of the fourth transistor are both electrically connected to the second power supply voltage input terminal, and a second pole of the third transistor and a second pole of the fourth transistor are both electrically connected to the second output terminal.
4. The pixel circuit according to claim 2, further comprising a reset module, wherein the reset module is configured to provide a second voltage signal to the input terminal of the inverter to turn on the second transmission gate at least during an initial period of a frame;
the reset module is further configured to reset the storage module at least at an initial stage within one frame.
5. The pixel circuit of claim 4, wherein the one frame comprises at least two sub-frames, and the reset module is configured to provide a second voltage signal to the input terminal of the inverter to turn on the second transmission gate during an initial period in each of the sub-frames; the reset module is further configured to reset the storage module at an initial stage within each of the subframes.
6. The pixel circuit according to claim 4, wherein the control terminal of the reset module is electrically connected to a reset control signal terminal, the first terminal of the reset module is configured to receive a second voltage signal, and the second terminal of the reset module is electrically connected to the input terminal of the inverter;
preferably, the second voltage signal is provided by the first supply voltage input.
7. The pixel circuit according to any of claims 1-6, wherein the storage module comprises a latch, an input of the latch is electrically connected to the data writing module, and an output of the latch is electrically connected to the voltage selecting module;
the latch comprises a fifth transistor, a sixth transistor, a seventh transistor and an eighth transistor, wherein the gate of the fifth transistor is electrically connected with the gate of the sixth transistor, the first pole of the fifth transistor is electrically connected with the third power supply voltage input end, the second pole of the fifth transistor is electrically connected with the first pole of the sixth transistor, and the second pole of the sixth transistor is electrically connected with the fourth power supply voltage input end;
a gate of the seventh transistor is electrically connected to a gate of the eighth transistor, a first pole of the seventh transistor is electrically connected to the third power supply voltage input terminal, a second pole of the seventh transistor is electrically connected to the first pole of the eighth transistor, and a second pole of the eighth transistor is electrically connected to the fourth power supply voltage input terminal;
a common terminal of a gate of the fifth transistor and a gate of the sixth transistor is electrically connected to the second pole of the seventh transistor, and the gate of the fifth transistor and the gate of the sixth transistor serve as input terminals of the latch;
a common terminal of a gate of the seventh transistor and a gate of the eighth transistor is electrically connected to a second pole of the fifth transistor; the second pole of the fifth transistor and the first pole of the sixth transistor are used as output ends of the latch;
the channel types of the fifth transistor and the seventh transistor are the same, the channel types of the sixth transistor and the eighth transistor are the same, and the channel types of the fifth transistor and the sixth transistor are different;
preferably, the third power supply voltage input end and the first power supply voltage input end are the same input end;
preferably, the fourth power supply voltage input terminal and the second power supply voltage input terminal are the same input terminal.
8. The pixel circuit according to any of claims 1-6, wherein the first transmission gate and the second transmission gate are each electrically connected to a first terminal of the light emitting module, and a second terminal of the light emitting module is electrically connected to a fifth power supply voltage input terminal; preferably, the fifth power supply voltage input terminal and the second power supply voltage input terminal are the same input terminal.
9. The pixel circuit according to any one of claims 1 to 6, wherein the data writing module comprises a ninth transistor, and is configured to transmit the data voltage at the data voltage input terminal to the storage module under the control of a first scan signal applied to a gate of the ninth transistor;
preferably, the data writing module further comprises a tenth transistor, the tenth transistor and the ninth transistor are connected in parallel, and the channel type of the tenth transistor is opposite to that of the ninth transistor; the gate of the tenth transistor is used for receiving a second scanning signal, and the level of the second scanning signal is opposite to that of the first scanning signal.
10. A display panel comprising the pixel circuit according to any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010530835.3A CN113870764A (en) | 2020-06-11 | 2020-06-11 | Pixel circuit and display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010530835.3A CN113870764A (en) | 2020-06-11 | 2020-06-11 | Pixel circuit and display panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113870764A true CN113870764A (en) | 2021-12-31 |
Family
ID=78980811
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010530835.3A Pending CN113870764A (en) | 2020-06-11 | 2020-06-11 | Pixel circuit and display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113870764A (en) |
Citations (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002333862A (en) * | 2001-02-21 | 2002-11-22 | Semiconductor Energy Lab Co Ltd | Light emission device and electronic equipment |
| JP2003108056A (en) * | 2001-09-28 | 2003-04-11 | Sony Corp | Display memory, driver circuit, and display device |
| US20050184784A1 (en) * | 2004-01-28 | 2005-08-25 | Hajime Washio | Flip-flops, shift registers, and active-matrix display devices |
| CN101008756A (en) * | 2006-01-27 | 2007-08-01 | 株式会社日立显示器 | Image display device |
| US20070268225A1 (en) * | 2006-05-19 | 2007-11-22 | Samsung Electronics Co., Ltd. | Display device, driving apparatus for display device, and driving method of display device |
| US20080218454A1 (en) * | 2007-03-09 | 2008-09-11 | Sony Corporation | Display apparatus and method for driving the same |
| JP2009134244A (en) * | 2007-10-29 | 2009-06-18 | Seiko Epson Corp | Electrophoresis display device and electronic apparatus |
| JP2009294571A (en) * | 2008-06-09 | 2009-12-17 | Seiko Epson Corp | Electrophoretic display device and electronic device |
| JP2010091611A (en) * | 2008-10-03 | 2010-04-22 | Seiko Epson Corp | Electrophoretic display device and electronic apparatus |
| CN102612710A (en) * | 2010-11-10 | 2012-07-25 | 松下电器产业株式会社 | Organic el display panel and method for driving same |
| JP2013070392A (en) * | 2012-11-06 | 2013-04-18 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
| US20150235595A1 (en) * | 2012-05-30 | 2015-08-20 | Sharp Kabushiki Kaisha | Display device and method for driving same |
| CN105118466A (en) * | 2015-09-23 | 2015-12-02 | 深圳市华星光电技术有限公司 | Scan driving circuit and liquid crystal displayer with the scan driving circuit |
| WO2016050021A1 (en) * | 2014-09-30 | 2016-04-07 | 京东方科技集团股份有限公司 | Pixel driving circuit and driving method therefor, pixel unit, and display apparatus |
| CN106898319A (en) * | 2017-02-20 | 2017-06-27 | 武汉华星光电技术有限公司 | A kind of GOA circuits and liquid crystal display panel |
| KR20170112036A (en) * | 2016-03-30 | 2017-10-12 | 엘지디스플레이 주식회사 | Gip driving circuit and display device using the same |
| US20180151593A1 (en) * | 2016-11-29 | 2018-05-31 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device, and electronic device |
| CN108140613A (en) * | 2015-12-14 | 2018-06-08 | 电路种子有限责任公司 | Supersaturated electric current field-effect transistor and transimpedance mos device |
| CN108766333A (en) * | 2018-04-17 | 2018-11-06 | 昀光微电子（上海）有限公司 | A kind of improved silicon-base miniature display and its driving circuit |
| US20200004070A1 (en) * | 2018-07-02 | 2020-01-02 | Hefei Boe Optoelectronics Technology Co., Ltd. | Pixel circuit, liquid crystal display device and wearable device |
| CN210142495U (en) * | 2019-08-27 | 2020-03-13 | 云谷（固安）科技有限公司 | Pixel circuit, display panel and display device |
| CN110930951A (en) * | 2019-12-24 | 2020-03-27 | 昆山国显光电有限公司 | Gate drive circuit, display panel and display device |
| CN110956923A (en) * | 2019-12-24 | 2020-04-03 | 上海奕瑞光电子科技股份有限公司 | Low-temperature polycrystalline silicon flat panel detector pixel circuit and flat panel detection method |
| CN111243502A (en) * | 2018-11-29 | 2020-06-05 | 昆山工研院新型平板显示技术中心有限公司 | Pixel driving circuit and display device |
| CN111243505A (en) * | 2018-11-29 | 2020-06-05 | 昆山工研院新型平板显示技术中心有限公司 | Pixel driving circuit and display device |
-
2020
- 2020-06-11 CN CN202010530835.3A patent/CN113870764A/en active Pending
Patent Citations (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002333862A (en) * | 2001-02-21 | 2002-11-22 | Semiconductor Energy Lab Co Ltd | Light emission device and electronic equipment |
| JP2003108056A (en) * | 2001-09-28 | 2003-04-11 | Sony Corp | Display memory, driver circuit, and display device |
| US20050184784A1 (en) * | 2004-01-28 | 2005-08-25 | Hajime Washio | Flip-flops, shift registers, and active-matrix display devices |
| CN101008756A (en) * | 2006-01-27 | 2007-08-01 | 株式会社日立显示器 | Image display device |
| US20070268225A1 (en) * | 2006-05-19 | 2007-11-22 | Samsung Electronics Co., Ltd. | Display device, driving apparatus for display device, and driving method of display device |
| US20080218454A1 (en) * | 2007-03-09 | 2008-09-11 | Sony Corporation | Display apparatus and method for driving the same |
| JP2009134244A (en) * | 2007-10-29 | 2009-06-18 | Seiko Epson Corp | Electrophoresis display device and electronic apparatus |
| JP2009294571A (en) * | 2008-06-09 | 2009-12-17 | Seiko Epson Corp | Electrophoretic display device and electronic device |
| JP2010091611A (en) * | 2008-10-03 | 2010-04-22 | Seiko Epson Corp | Electrophoretic display device and electronic apparatus |
| CN102612710A (en) * | 2010-11-10 | 2012-07-25 | 松下电器产业株式会社 | Organic el display panel and method for driving same |
| US20150235595A1 (en) * | 2012-05-30 | 2015-08-20 | Sharp Kabushiki Kaisha | Display device and method for driving same |
| JP2013070392A (en) * | 2012-11-06 | 2013-04-18 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
| WO2016050021A1 (en) * | 2014-09-30 | 2016-04-07 | 京东方科技集团股份有限公司 | Pixel driving circuit and driving method therefor, pixel unit, and display apparatus |
| CN105118466A (en) * | 2015-09-23 | 2015-12-02 | 深圳市华星光电技术有限公司 | Scan driving circuit and liquid crystal displayer with the scan driving circuit |
| CN108140613A (en) * | 2015-12-14 | 2018-06-08 | 电路种子有限责任公司 | Supersaturated electric current field-effect transistor and transimpedance mos device |
| KR20170112036A (en) * | 2016-03-30 | 2017-10-12 | 엘지디스플레이 주식회사 | Gip driving circuit and display device using the same |
| US20180151593A1 (en) * | 2016-11-29 | 2018-05-31 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device, and electronic device |
| CN106898319A (en) * | 2017-02-20 | 2017-06-27 | 武汉华星光电技术有限公司 | A kind of GOA circuits and liquid crystal display panel |
| CN108766333A (en) * | 2018-04-17 | 2018-11-06 | 昀光微电子（上海）有限公司 | A kind of improved silicon-base miniature display and its driving circuit |
| US20200004070A1 (en) * | 2018-07-02 | 2020-01-02 | Hefei Boe Optoelectronics Technology Co., Ltd. | Pixel circuit, liquid crystal display device and wearable device |
| CN111243502A (en) * | 2018-11-29 | 2020-06-05 | 昆山工研院新型平板显示技术中心有限公司 | Pixel driving circuit and display device |
| CN111243505A (en) * | 2018-11-29 | 2020-06-05 | 昆山工研院新型平板显示技术中心有限公司 | Pixel driving circuit and display device |
| CN210142495U (en) * | 2019-08-27 | 2020-03-13 | 云谷（固安）科技有限公司 | Pixel circuit, display panel and display device |
| CN110930951A (en) * | 2019-12-24 | 2020-03-27 | 昆山国显光电有限公司 | Gate drive circuit, display panel and display device |
| CN110956923A (en) * | 2019-12-24 | 2020-04-03 | 上海奕瑞光电子科技股份有限公司 | Low-temperature polycrystalline silicon flat panel detector pixel circuit and flat panel detection method |
Non-Patent Citations (1)
| Title |
|---|
| 杜琳琳;马云;张鹏;陈曾平;: "线阵CCD测径系统电路设计", 电子技术应用, no. 11 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1551076B (en) | Image display device | |
| CN102405492B (en) | Organic el display device and method for controlling same | |
| US9460655B2 (en) | Pixel circuit for AC driving, driving method and display apparatus | |
| US11289004B2 (en) | Pixel driving circuit, organic light emitting display panel and pixel driving method | |
| TWI417840B (en) | Pixel circuit, active matrix organic light emitting diode (oled) display and driving method for pixel circuit | |
| CN107342043A (en) | Pixel-driving circuit and its control method, display panel and display device | |
| CN112581902A (en) | Pixel driving circuit, pixel unit, driving method, array substrate and display device | |
| CN102044213A (en) | Current-driven pixel circuit, drive method thereof and organic light emitting display device | |
| CN111477166A (en) | Pixel circuit, pixel driving method and display device | |
| CN111477172A (en) | Pixel driving circuit and display device | |
| CN114495825B (en) | Pixel driving circuit, driving method, display panel and display device | |
| CN111312162B (en) | Pixel circuit, display device and driving method of pixel circuit | |
| CN113241036B (en) | Pixel driving circuit, pixel driving method and display device | |
| CN100428312C (en) | Electrolumi nescence display device and its driving method | |
| CN111243493B (en) | Pixel circuit, display device and driving method of pixel circuit | |
| CN111369944A (en) | Pixel structure, driving method thereof and display device | |
| US11521554B2 (en) | Gate driver circuit, display panel, display device, and driving method thereof | |
| CN113870764A (en) | Pixel circuit and display panel | |
| CN115294942A (en) | Pixel circuit, driving method thereof and display panel | |
| CN114299870A (en) | Drive circuit and display panel | |
| CN111243501B (en) | Pixel circuit, display device and driving method of pixel circuit | |
| CN111312168B (en) | Pixel circuit, display device and driving method of pixel circuit | |
| CN113257196A (en) | Backlight driving circuit, control method thereof, display panel and electronic device | |
| CN114783379B (en) | Pixel circuit, driving method thereof and display panel | |
| CN111326112B (en) | Pixel circuit, display device and driving method of pixel circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |