CN113517345A - Method for manufacturing transistor, basic memory cell, and dynamic random access memory - Google Patents
Method for manufacturing transistor, basic memory cell, and dynamic random access memory Download PDFInfo
- Publication number
- CN113517345A CN113517345A CN202110411355.XA CN202110411355A CN113517345A CN 113517345 A CN113517345 A CN 113517345A CN 202110411355 A CN202110411355 A CN 202110411355A CN 113517345 A CN113517345 A CN 113517345A
- Authority
- CN
- China
- Prior art keywords
- transistor
- conductive channel
- insulating layer
- gate insulating
- columnar body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 26
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 16
- 239000000463 material Substances 0.000 claims description 8
- 239000003990 capacitor Substances 0.000 claims description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 239000007769 metal material Substances 0.000 claims 2
- 239000000758 substrate Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000005034 decoration Methods 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 238000005289 physical deposition Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
Abstract
The invention provides a manufacturing method of a transistor, the transistor, a basic memory cell and a dynamic random access memory. The method comprises the following steps: forming a conductive channel, wherein the conductive channel comprises a columnar body and end parts on two sides, and at least one end part is arranged in a protruding mode; forming a gate insulating layer surrounding the columnar body and exposing end parts on two sides of the conductive channel; forming a gate electrode surrounding the gate insulating layer; and forming a source electrode and a drain electrode at both side ends of the conductive channel. The transistor is improved from a horizontal transistor to a vertical transistor in the prior art, so that the area occupied by a single transistor in the horizontal direction is reduced, the number of transistors per unit area is increased, and the transistor density is improved.
Description
Technical Field
The present invention relates to the field of semiconductor processes, and more particularly, to a method for manufacturing a transistor, a basic memory cell, and a dynamic random access memory.
Background
The basic unit of the dynamic random access memory is shown in FIG. 1A, and the memory is formed by the array structure shown in FIG. 1B. The basic unit is commonly referred to as the 1T1C structure. The 1T, i.e., the transistor, mainly has two structures, i.e., a planar transistor shown in fig. 2A and a buried channel array transistor shown in fig. 2B. In the transistors with the two structures, the source electrode and the drain electrode are distributed on two sides of the grid electrode in the horizontal plane direction, so that the area occupied by the transistors in the horizontal direction is larger.
Because the bit line and the storage device of the dynamic random access memory are respectively connected with one of the source electrode and the drain electrode, the transistors with the two structures are used for manufacturing the memory, the capacitors of the bit line and the storage device are both positioned on the same side of the grid electrode and are both positioned on the same surface of the wafer in the processing technology, so that the whole technology has higher complexity, especially has extremely high requirements on photoetching and related technologies, the control difficulty of the technological process is higher, and the failure rate is higher.
Therefore, how to make up for the shortcomings of the prior art and achieve breakthrough in transistor density and process manufacturing difficulty is a problem that needs to be solved in the prior art.
Disclosure of Invention
The technical problem to be solved by the present invention is to provide a method for manufacturing a transistor, a basic memory cell, and a dynamic random access memory, which can improve the density of the transistor and reduce the process manufacturing difficulty.
In order to solve the above problems, the present invention provides a method for manufacturing a transistor, comprising the steps of: forming a conductive channel, wherein the conductive channel comprises a columnar body and end parts on two sides, and at least one end part is arranged in a protruding mode; forming a gate insulating layer surrounding the columnar body and exposing end parts on two sides of the conductive channel; forming a gate electrode surrounding the gate insulating layer; and forming a source electrode and a drain electrode at both side ends of the conductive channel.
In order to solve the above problem, the present invention provides a transistor including: the conductive channel comprises a columnar body and end parts on two sides, wherein at least one end part is arranged in a protruding mode; a gate insulating layer surrounding the columnar body; a gate electrode surrounding the gate insulating layer; and a source electrode and a drain electrode covering both side end portions of the conductive channel.
In order to solve the above problem, the present invention provides a basic memory cell of a dynamic random access memory, including a transistor and a capacitor, the transistor including: the conductive channel comprises a columnar body and end parts on two sides, wherein at least one end part is arranged in a protruding mode; a gate insulating layer surrounding the columnar body; a gate electrode surrounding the gate insulating layer; and a source electrode and a drain electrode covering both side end portions of the conductive channel.
In order to solve the above problem, the present invention provides a dynamic random access memory, comprising a plurality of basic memory cells, wherein each basic memory cell comprises a transistor and a capacitor, and the transistor comprises: the conductive channel comprises a columnar body and end parts on two sides, wherein at least one end part is arranged in a protruding mode; a gate insulating layer surrounding the columnar body; a gate electrode surrounding the gate insulating layer; and a source electrode and a drain electrode covering both side end portions of the conductive channel.
The transistor is improved from a horizontal transistor in the prior art to a vertical transistor, so that the area occupied by a single transistor in the horizontal direction is reduced, the number of transistors in a unit area is increased, and the transistor density is improved; the transistor channel and the gate surround the whole transistor along the horizontal direction, so that the control capability of the gate is increased, and the performance of the transistor is improved; the source electrode and the drain electrode at two ends of the transistor are respectively processed and generated on two surfaces of a single wafer and are not directly connected with the substrate, and the transistor can be attached to another wafer through a bonding process subsequently, so that the structure is flexible, and the transistor is easy to process and manufacture.
Drawings
FIG. 1A is a prior art DRAM cell.
FIG. 1B is a prior art DRAM array structure.
Fig. 2A and 2B are schematic diagrams illustrating a planar transistor structure in a dynamic random access memory according to the prior art.
Fig. 3 is a schematic diagram illustrating steps of a method for manufacturing a transistor according to an embodiment of the present invention.
Fig. 4A to 4D are process diagrams illustrating a method for manufacturing a transistor according to an embodiment of the invention.
Detailed Description
The following detailed description of the embodiments of the transistor fabrication method, the transistor, the basic memory cell, and the dynamic random access memory according to the present invention will be made with reference to the accompanying drawings.
FIG. 3 is a schematic diagram of the implementation steps of a specific embodiment of the transistor manufacturing method of the present invention, including: step S30, forming a conductive channel, wherein the conductive channel comprises a columnar body and end parts on two sides, and at least one end part is arranged in a protruding manner; step S31, forming a gate insulating layer surrounding the pillar-shaped body and exposing end portions of both sides of the conductive channel; step S32, forming a gate electrode surrounding the gate insulating layer; step S33, forming a source electrode and a drain electrode at both side ends of the conductive channel.
Fig. 4A to 4D are schematic process diagrams illustrating the above steps.
Referring to step S30, shown in fig. 4A, a conductive channel 40 is formed, the conductive channel 40 including a columnar body 401 and upper and lower ends 402, 403. In the present embodiment, the lower end 403 is protruded. In other embodiments, the upper end 402 or both ends may be protruded. In this embodiment, the pillar-shaped conductive channel 40 is formed in a silicon substrate (not shown), which is preferably a doped monocrystalline silicon material, such as N-type or P-type monocrystalline silicon. In other embodiments, the formation of a conductive channel within a substrate of any one of the common semiconductor materials may also be employed. In the present embodiment, the columnar structure of the conductive channel 40 is a prism, in particular, a quadrangular prism structure. In other embodiments, cylinders, triangular prisms, pentagonal prisms, and any shape of cylinder should be considered as possible.
Referring to step S31, as shown in fig. 4B, a gate insulating layer 41 surrounding the pillar-shaped body 401 is formed and both ends of the conductive channel 40 are exposed. The material of the gate insulating layer 41 is preferably selected from any one of silicon oxide, silicon nitride, and silicon oxynitride, and any common insulating material including, but not limited to, oxide should be considered as an optional material for forming the gate insulating layer 41.
As shown in fig. 4C, referring to step S32, a gate electrode 42 surrounding the gate insulating layer 41 is formed. The material of the gate electrode 42 may be any metal conductive material or polysilicon material, including but not limited to aluminum, copper, and other metals used for the interconnect structure of the integrated circuit, and the forming method may be sputtering, physical deposition, evaporation, and the like.
As shown in fig. 4D, referring to step S33, the source electrode 43 and the drain electrode 44 are formed at the upper end portion 402 and the lower end portion 403 of both sides of the conductive channel 40. The material of the source electrode 43 and the drain electrode 44 can be any metal conductive material, including but not limited to aluminum, copper, and other metals used for the interconnect structure of the integrated circuit, and the forming method can be sputtering, physical deposition, evaporation, and the like. In this embodiment, the source electrode 43 is disposed above the substrate, and the drain electrode 44 is disposed below the substrate. In this step, the source electrode 43 is formed on the front surface of the silicon substrate, and the drain electrode 44 on the back surface may be formed by first thinning the silicon substrate to a predetermined thickness and then fabricating the drain electrode 44.
The transistor formed after the above process is implemented is a transistor with a vertical structure, and includes: a conductive channel 40, wherein the conductive channel 40 comprises a columnar body 401, an upper end 402 and a lower end 403, and in the present embodiment, the lower end 403 is protruded; a gate insulating layer 41 surrounding the columnar body 401; a gate electrode 42 surrounding the gate insulating layer 41; and a source electrode 43 and a drain electrode 44 covering both upper and lower end portions 402 and 403 of the conductive channel 40.
The transistor is improved from a horizontal transistor in the prior art to a vertical transistor, so that the area occupied by a single transistor in the horizontal direction is reduced, the number of transistors in a unit area is increased, and the transistor density is improved; the lower end part and the corresponding leakage electrode are arranged in a protruding mode, and can be further directly interconnected with adjacent transistors through transverse or longitudinal extension to form a memory array, so that a metal interconnection structure is prevented from being manufactured again, and process steps are saved; the transistor channel and the gate surround the whole transistor along the horizontal direction, so that the control capability of the gate is increased, and the performance of the transistor is improved; the source electrode and the drain electrode at two ends of the transistor are respectively processed and generated on two surfaces of a single wafer and are not directly connected with the substrate, and the transistor can be attached to another wafer through a bonding process subsequently, so that the structure is flexible, and the transistor is easy to process and manufacture.
The above structure can be used to construct the basic memory cell of a dynamic random access memory. The basic memory cell comprises a transistor and a capacitor, the so-called 1T1C configuration. The transistor includes: a conductive channel 40, wherein the conductive channel 40 comprises a columnar body 401, an upper end 402 and a lower end 403, and in the present embodiment, the lower end 403 is protruded; a gate insulating layer 41 surrounding the columnar body 401; a gate electrode 42 surrounding the gate insulating layer 41; and a source electrode 43 and a drain electrode 44 covering both upper and lower end portions 402 and 403 of the conductive channel 40.
The above structure can be further used to form a dynamic random access memory, which includes a plurality of basic memory cells including a transistor and a capacitor, so-called 1T1C structure. The transistor includes: a conductive channel 40, wherein the conductive channel 40 comprises a columnar body 401, an upper end 402 and a lower end 403, and in the present embodiment, the lower end 403 is protruded; a gate insulating layer 41 surrounding the columnar body 401; a gate electrode 42 surrounding the gate insulating layer 41; and a source electrode 43 and a drain electrode 44 covering both upper and lower end portions 402 and 403 of the conductive channel 40.
The foregoing is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, various modifications and decorations can be made without departing from the principle of the present invention, and these modifications and decorations should also be regarded as the protection scope of the present invention.
Claims (11)
1. A method of manufacturing a transistor, comprising the steps of:
forming a conductive channel, wherein the conductive channel comprises a columnar body and end parts on two sides, and at least one end part is arranged in a protruding mode;
forming a gate insulating layer surrounding the columnar body and exposing end parts on two sides of the conductive channel;
forming a gate electrode surrounding the gate insulating layer;
and forming a source electrode and a drain electrode at both side ends of the conductive channel.
2. The method of claim 1, wherein the columnar structure of the columnar body is selected from any one of a cylinder and a prism.
3. The method according to claim 1, wherein the gate insulating layer is made of a material selected from any one of silicon oxide, silicon nitride, and silicon oxynitride.
4. The method of claim 1, wherein the gate electrode, the source electrode, and the drain electrode are made of a metal material.
5. A transistor, comprising:
the conductive channel comprises a columnar body and end parts on two sides, wherein at least one end part is arranged in a protruding mode;
a gate insulating layer surrounding the columnar body;
a gate electrode surrounding the gate insulating layer; and
and the source electrode and the drain electrode cover the end parts of the two sides of the conductive channel.
6. The transistor according to claim 5, wherein the columnar structure of the columnar body is selected from any one of a cylinder and a prism.
7. The transistor according to claim 5, wherein a material of the gate insulating layer is selected from any one of silicon oxide, silicon nitride, and silicon oxynitride.
8. The transistor of claim 5, wherein the gate electrode, the source electrode, and the drain electrode are made of a metal material.
9. A basic memory cell of a dynamic random access memory, comprising a transistor and a capacitor, wherein the transistor comprises:
the conductive channel comprises a columnar body and end parts on two sides, wherein at least one end part is arranged in a protruding mode;
a gate insulating layer surrounding the columnar body;
a gate electrode surrounding the gate insulating layer; and
and the source electrode and the drain electrode cover the end parts of the two sides of the conductive channel.
10. A dynamic random access memory comprising an array of a plurality of elementary memory cells, said elementary memory cells comprising a transistor and a capacitor, wherein said transistor comprises:
the conductive channel comprises a columnar body and end parts on two sides, wherein at least one end part is arranged in a protruding mode;
a gate insulating layer surrounding the columnar body;
a gate electrode surrounding the gate insulating layer; and
and the source electrode and the drain electrode cover the end parts of the two sides of the conductive channel.
11. The dram of claim 10, wherein the array of elementary memory cells comprises two adjacent transistors, the ends of the two adjacent transistors protruding from each other being connected to each other.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110411355.XA CN113517345A (en) | 2021-04-16 | 2021-04-16 | Method for manufacturing transistor, basic memory cell, and dynamic random access memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110411355.XA CN113517345A (en) | 2021-04-16 | 2021-04-16 | Method for manufacturing transistor, basic memory cell, and dynamic random access memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113517345A true CN113517345A (en) | 2021-10-19 |
Family
ID=78061527
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110411355.XA Pending CN113517345A (en) | 2021-04-16 | 2021-04-16 | Method for manufacturing transistor, basic memory cell, and dynamic random access memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113517345A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102097412A (en) * | 2009-12-10 | 2011-06-15 | 南亚科技股份有限公司 | Embedded bit line structure, field effect transistor structure with the same and method of fabricating the same |
| US20120052640A1 (en) * | 2010-08-31 | 2012-03-01 | Mark Fischer | Methods Of Forming Pluralities Of Vertical Transistors, And Methods Of Forming Memory Arrays |
| CN102544013A (en) * | 2010-12-15 | 2012-07-04 | 力晶科技股份有限公司 | Dynamic random access memory cell and array with vertical channel transistors |
| CN110024133A (en) * | 2016-12-24 | 2019-07-16 | 英特尔公司 | Vertical transistor devices and technology |
-
2021
- 2021-04-16 CN CN202110411355.XA patent/CN113517345A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102097412A (en) * | 2009-12-10 | 2011-06-15 | 南亚科技股份有限公司 | Embedded bit line structure, field effect transistor structure with the same and method of fabricating the same |
| US20120052640A1 (en) * | 2010-08-31 | 2012-03-01 | Mark Fischer | Methods Of Forming Pluralities Of Vertical Transistors, And Methods Of Forming Memory Arrays |
| CN102544013A (en) * | 2010-12-15 | 2012-07-04 | 力晶科技股份有限公司 | Dynamic random access memory cell and array with vertical channel transistors |
| CN110024133A (en) * | 2016-12-24 | 2019-07-16 | 英特尔公司 | Vertical transistor devices and technology |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4794563A (en) | Semiconductor memory device having a high capacitance storage capacitor | |
| JP5314873B2 (en) | Semiconductor device | |
| US11527524B2 (en) | Semiconductor device | |
| US20080283873A1 (en) | Semiconductor device and method of manufacturing the same | |
| US5492851A (en) | Method for fabricating attached capacitor cells in a semiconductor device having a thin film transistor | |
| JPH10223860A (en) | Manufacture of semiconductor device | |
| KR0128826B1 (en) | Mathod manufacture of dram cell | |
| TWI707456B (en) | Flash memory cell and method for manufacturing the same and flash memory structure | |
| US4471374A (en) | Single polycrystalline silicon memory cell | |
| CN113496731A (en) | Semiconductor memory device and method of forming the same | |
| US10529423B2 (en) | DRAM device with embedded flash memory for redundancy and fabrication method thereof | |
| KR900000635B1 (en) | Semiconductor memory device | |
| CN113437069B (en) | Dynamic random access memory and forming method thereof | |
| KR100319623B1 (en) | Dram cell array and fabrication method thereof | |
| CN113517345A (en) | Method for manufacturing transistor, basic memory cell, and dynamic random access memory | |
| CN113517343A (en) | Method for manufacturing transistor, basic memory cell, and dynamic random access memory | |
| CN113517346A (en) | Method for manufacturing transistor, basic memory cell, and dynamic random access memory | |
| CN113517344A (en) | Method for manufacturing transistor, basic memory cell, and dynamic random access memory | |
| US20160071862A1 (en) | Semiconductor device with a pillar-shaped semiconductor layer | |
| KR101659834B1 (en) | Semiconductor Fuse Circuit, Semiconductor Device Comprising The Semiconductor Fuse Circuit, Semiconductor Module Comprising The Semiconductor Device | |
| US7880230B2 (en) | Zero capacitor RAM with reliable drain voltage application and method for manufacturing the same | |
| US4486944A (en) | Method of making single poly memory cell | |
| CN114284285B (en) | NOR type semiconductor memory device and manufacturing method thereof | |
| KR100337929B1 (en) | A method for fabricating semiconductor device | |
| CN113437071B (en) | Semiconductor memory device and manufacturing process thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |