CN113508529A - 多通道多载波收发机 - Google Patents

多通道多载波收发机 Download PDF

Info

Publication number
CN113508529A
CN113508529A CN201980093427.1A CN201980093427A CN113508529A CN 113508529 A CN113508529 A CN 113508529A CN 201980093427 A CN201980093427 A CN 201980093427A CN 113508529 A CN113508529 A CN 113508529A
Authority
CN
China
Prior art keywords
frequency
signal
circuit
carrier
adpll
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201980093427.1A
Other languages
English (en)
Inventor
毛懿鸿
高鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN113508529A publication Critical patent/CN113508529A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

Landscapes

  • Transceivers (AREA)

Abstract

一种多通道多载波收发机,包括:第一通道,用于传输第一载波;第二通道,用于传输第二载波;第一ADPLL,耦合至第一通道,用于为第一通道提供本振信号;第二ADPLL,耦合至第二通道,用于为第二通道提供本振信号;以及配置电路,分别耦合至第一ADPLL和第二ADPLL,用于根据第一载波和第二载波的组合信息,对第一ADPLL或者第二ADPLL进行配置。通过根据多个载波的组合信息,对锁相环进行配置,使得锁相环可以消除多个载波的频率牵引导致的杂散,提高了多通道多载波通信的可靠性;多个锁相环在版图上可以并排平行放置,不受限于锁相环的环路带宽,并且可以节约面积开销,而自身引入的面积代价很小。

Description

PCT国内申请,说明书已公开。

Claims (14)

  1. PCT国内申请,权利要求书已公开。
CN201980093427.1A 2019-03-30 2019-03-30 多通道多载波收发机 Pending CN113508529A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2019/080695 WO2020199059A1 (zh) 2019-03-30 2019-03-30 多通道多载波收发机

Publications (1)

Publication Number Publication Date
CN113508529A true CN113508529A (zh) 2021-10-15

Family

ID=72664680

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201980093427.1A Pending CN113508529A (zh) 2019-03-30 2019-03-30 多通道多载波收发机

Country Status (2)

Country Link
CN (1) CN113508529A (zh)
WO (1) WO2020199059A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112803990B (zh) * 2021-03-12 2022-12-16 上海航天电子有限公司 一种星载vdes接收载荷射频通道

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2675070B1 (en) * 2012-06-11 2017-08-16 Ampleon Netherlands B.V. Transmitter reducing frequency pulling
CN204231528U (zh) * 2014-11-04 2015-03-25 珠海佳讯赛特电子有限公司 一种双输出线极化卫星信号高频调谐器
US20170134030A1 (en) * 2015-11-06 2017-05-11 Qualcomm Incorporated All-digital phase lock loop spur reduction using a crystal oscillator fractional divider
US9847800B1 (en) * 2016-05-25 2017-12-19 Intel IP Corporation Direct compensation of IQ samples for undesired frequency deviation in phase locked loops
US10056912B1 (en) * 2017-02-23 2018-08-21 Avago Technologies General Ip (Singapore) Pte. Ltd. Simultaneous cancellation of multiple spurs from different sources
US10263624B2 (en) * 2017-06-27 2019-04-16 Intel IP Corporation Phase synchronization between two phase locked loops

Also Published As

Publication number Publication date
WO2020199059A1 (zh) 2020-10-08

Similar Documents

Publication Publication Date Title
CN103795410B (zh) 一种基于双锁相环的宽带捷变频频率源
US9692428B2 (en) Self-calibrating shared-component dual synthesizer
US8548104B2 (en) Receiver with configurable clock frequencies
JP2009502068A (ja) 送受信機の周波数合成の方法および装置
US8489040B2 (en) Double clipped RF clock generation with spurious tone cancellation
US8013681B2 (en) Wide spectrum radio transmit architecture
WO2010144912A1 (en) Pll disturbance cancellation
US20130271229A1 (en) Method and apparatus for local oscillator
US9059721B2 (en) Electronic device including voltage controlled oscillator pulling compensation circuit and related methods
US10056912B1 (en) Simultaneous cancellation of multiple spurs from different sources
CN113508529A (zh) 多通道多载波收发机
CA2772351C (en) Electronic device with vco pulling compensation circuit for an input baseband signal and associated methods
US8681838B2 (en) Electronic device with VCO pulling compensation circuit for an input baseband signal and associated methods
CN108075771B (zh) 一种高性能参差频率综合器及其频率计算方法
CN206294150U (zh) 一种基于频率合成器的射频信号干扰系统
EP1638210B1 (en) VLIF transmitter for a "Bluetooth Wireless Technology" device
US8849221B2 (en) Direct conversion transmitter and communication system utilizing the same
JP4698711B2 (ja) シンセサイザ装置及びこれを備える携帯通信端末
WO2014078311A2 (en) Frequency synthesis using a phase locked loop
CN105763188B (zh) 改善发射机射频指标的方法和装置
JP2005051369A (ja) シンセサイザ装置及びこれを備える携帯通信端末
US11018702B2 (en) Multi-radio access technology circuit
JPS63164619A (ja) 位相同期ル−プ回路
Yazbek et al. Practical EMC considerations in designing PCB for RF and microwave communications systems
JP2010147583A (ja) 広帯域pll発振回路

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination