CN113434006B - High-resolution pulse waveform generating device based on DDS - Google Patents
High-resolution pulse waveform generating device based on DDS Download PDFInfo
- Publication number
- CN113434006B CN113434006B CN202110772035.7A CN202110772035A CN113434006B CN 113434006 B CN113434006 B CN 113434006B CN 202110772035 A CN202110772035 A CN 202110772035A CN 113434006 B CN113434006 B CN 113434006B
- Authority
- CN
- China
- Prior art keywords
- waveform
- period
- module
- pulse
- sampling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/02—Digital function generators
- G06F1/03—Digital function generators working, at least partly, by table look-up
- G06F1/0321—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
- G06F1/0328—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers in which the phase increment is adjustable, e.g. by using an adder-accumulator
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Manipulation Of Pulses (AREA)
Abstract
The invention belongs to the technical field of digital testing, and relates to a high-resolution pulse waveform generating device based on a DDS (direct digital synthesizer). According to the invention, under the fixed sampling rate of the sampling clock, the waveform sampling points in one period are counted by the phase accumulation module, so that the number of the waveform sampling points in the current period is determined. The period accumulation module begins counting pulse periods when the phase accumulator counts up a period. And calculating the distance between the ending time point of the current period and the starting point of the waveform sampling point of the next period by a time offset calculation module to determine the starting time of the pulse waveform sampling point of the next period, continuing to calculate downwards according to the rule, sequentially adding one to the period accumulator M, and setting the period accumulator M to be 0 until the time offset is calculated to be 0 to calculate the waveform sampling point again in a circulating manner. And sequentially determining the waveform sampling points in each period according to the steps. The problem that the resolution adjustment of the pulse signal is limited by the frequency of the sampling clock is solved.
Description
Technical Field
The invention belongs to the technical field of digital testing, and particularly relates to a high-resolution pulse waveform generating device based on a DDS (direct digital synthesizer).
Background
Digital equipment and computer equipment in the fields of modern communication, radar, navigation, aerospace and the like all need pulse signals with highly controllable parameters, and the pulse signals with adjustable parameters can be used as signals commonly used in noise tolerance tests and system response tests in various digital circuit systems.
In the current Waveform Synthesis method, Direct Digital Synthesis (DDS) is the mainstream method, and DDS is divided into Direct Digital Waveform Synthesis (DDWS) and Direct Digital Frequency Synthesis (DDFS). In which DDWS outputs waveform data point-by-point under the control of a sampling clock, and the flexibility of waveform generation derives from the waveforms stored in its high-speed waveform look-up table. The waveform may take any shape and may have any number of distortions, and thus, the user may develop nearly any desired waveform. However, since the DDWS generation of a new frequency must be realized by changing the frequency of the sampling clock or the number of data points in the waveform memory, this method is limited to realize high resolution.
Under the control of a sampling clock, a phase accumulator accumulates frequency control words, then addresses a waveform lookup table, outputs corresponding amplitude information, and completes conversion from waveform phases to amplitudes, so that pulse signal synthesis is realized, and performance indexes of the DDFS, such as relative bandwidth, frequency conversion time, phase continuity, quadrature output, high resolution, integration and the like, exceed the level of the traditional frequency synthesis technology. However, the frequency resolution of the synthesized signal is determined by the frequency of the sampling clock and the number of bits of the phase accumulator, i.e. the resolution of the signal generated by the method is still limited by the frequency of the sampling clock.
Disclosure of Invention
The invention provides a high-resolution pulse waveform generating device based on a DDS (direct digital synthesizer), which aims to solve the problem that the resolution adjustment of a pulse signal synthesized by the prior art is limited by the frequency of a sampling clock.
In order to solve the technical problems, the invention adopts the following technical scheme:
a DDS-based high resolution pulse waveform generating apparatus, comprising: the device comprises a phase accumulation module, a period accumulation module, a time offset calculation module, a rising edge calculation module, a falling edge calculation module, a waveform section control module, a waveform sampling point selection module, a digital-to-analog converter and a low-pass filter;
the phase accumulation module is connected with a sampling clock f provided from the outsidesThe method is used for counting the number N of pulse waveform points in a period, and the counted waveform sampling points comprise: a rising edge, a falling edge, a high level and a low level; the sampling clock counts once every rising edge, and the number N is obtained after the counting of the waveform points in a period is finished, wherein the upper limit of N is
Wherein f is the pulse waveform frequency, fsFor the sampling rate of the sampling clock, resetting to count when N reaches an upper limit and then setting 0;
the period accumulation module is connected with the phase accumulation module and is used for counting the period number M of the pulse waveform; the counting rule is as follows: after the phase accumulation module finishes counting waveform sampling points in one period, namely N reaches the upper limit and then generates one overflow, each overflow is one period of the pulse waveform, the period number is represented by M, the upper limit of M is the pulse frequency f (Hz), and when M reaches the upper limit, the counting is restarted by setting 0;
the time offset calculation module is connected with the period accumulation module and is used for calculating the time interval t from the end moment of the current period to the starting waveform sampling point of the next periodΔMThis interval is the time offset;
the rising edge calculation module is connected with the phase accumulation module and the time offset calculation module and is used for calculating the time interval t according to the number of the received waveform sampling pointsΔMGenerating rising edge pulse waveform points;
the falling edge calculation module is connected with the phase accumulation module and the time offset calculation module and is used for calculating the time interval t according to the number of the received waveform sampling pointsΔMGenerating a falling edge pulse waveform point;
the waveform section control module is connected with the rising edge calculation module and the falling edge calculation module and is used for placing sampling points of which the high-level waveform stage is larger than the high level at the high level VHSetting the waveform sampling point with low level stage smaller than low level to low level VL；
The waveform sampling point selection module is connected with the rising edge calculation module, the falling edge calculation module and the waveform section control module; the waveform sampling point selection module determines whether the received waveform is in a rising edge stage, a falling edge stage, a high level stage or a low level stage according to the current time, and outputs a corresponding waveform according to the stage;
the digital-to-analog converter is connected with the waveform sampling point selection module, converts received pulse waveform sampling point data into analog signals, sends the analog signals into the low-pass filter to remove stray signals, and outputs the analog signals to the outside.
The waveform sampling point calculation formula of the invention is obtained by defining waveform sampling points, and in the invention, high-level waveform sampling points VHLow level waveform sample point VLRising edge waveform sample point Y1(t) and falling edge waveform sample points Y2The specific calculation formula of (t) is as follows:
the rising edge waveform sampling point calculation formula:
the calculation formula of the waveform sampling point of the falling edge is as follows:
Y2(t)＜VH；
high level waveform sampling point VHComprises the following steps: y is1(t)＞VH,Y2(t)＞VH；
Low level waveform sampling point VLComprises the following steps: y is2(t)＜VL；
In the above formula, the high level VHLow level VLAre all constants, T represents the independent variable of the waveform sample point, TfDenotes the rise time, TrDenotes the fall time, TwRepresents the pulse width;
the independent variable t is calculated according to the formula:
wherein N represents the number of waveform points, fsIs the sampling rate of the sampling clock, f is the pulse waveform frequency, M represents the number of cycles; t is tΔMThe interval from the end time point of the current period to the starting point of the waveform sample point of the next period,
representing the spacing of two adjacent waveform samples.
According to the high-resolution pulse waveform generating device based on the DDS, provided by the invention, under the fixed sampling rate of the sampling clock, the waveform sampling points in one period are counted through the phase accumulation module, so that the number of the waveform sampling points in the current period is determined. The period accumulation module begins counting pulse periods when the phase accumulator counts up a period. Because the starting point of the next-period pulse waveform is different from the pulse waveform of the current period, the time offset calculation module is required to calculate the interval between the ending time point of the current period and the starting point of the next-period waveform sampling point so as to determine the starting time of the next-period pulse waveform sampling point, the downward calculation is continued according to the rule, the period accumulator M sequentially adds 1, and the period accumulator M sets 0 until the time offset calculation is 0, and the waveform sampling point is calculated in a circulating manner again. In this way, the pulse waveform sampling points in each period can be determined by the rising edge calculation module, the falling edge calculation module and the waveform section control module, then the waveform sampling points are output after passing through the waveform sampling point selection module, finally the waveform sampling points are sent to the digital-to-analog conversion module to realize analog signal output, and then stray signals are filtered through the low-pass filter to realize high-resolution pulse signals.
Due to the adoption of the technical scheme, the high-resolution pulse waveform generating device has the following beneficial effects:
(1) because the rising edge, the falling edge and the pulse width are adjusted by adopting the mode of reducing the amplitude of the waveform sampling points, the resolution ratio which is far less than the time interval of two adjacent waveform sampling points is realized by adjusting the rising edge, the falling edge and the pulse width, and the adjustment of the pulse signal resolution ratio is not limited by the sampling clock frequency any more;
(2) due to time offset tΔMSo that the starting point of the pulse waveform of each period is determined, and the pulse waveform of each period can be completely described.
Drawings
FIG. 1 is a schematic block diagram of a DDS-based high-resolution pulse waveform generation apparatus according to the present invention;
FIG. 2 is a high resolution block diagram of a pulse waveform to achieve a rising edge;
fig. 3 is a schematic diagram of the rising edge, falling edge, pulse width and period of the pulse signal shown in fig. 2.
Detailed Description
The following description of the embodiments of the present invention is provided in order to better understand the present invention for those skilled in the art with reference to the accompanying drawings. It is to be expressly noted that in the following description, a detailed description of known functions and designs will be omitted when it may obscure the subject matter of the present invention.
Examples
Fig. 1 is a schematic block diagram of a high-resolution pulse waveform generating device based on a DDS.
In the present embodiment, as shown in fig. 1, a DDS-based high-resolution pulse waveform generating apparatus includes: the device comprises a phase accumulation module, a period accumulation module, a time offset calculation module, a rising edge calculation module, a falling edge calculation module, a waveform sampling point selection module, a waveform section control module, a digital-to-analog converter and a low-pass filter. (ii) a
Each sub-module is described in detail below:
external sampling clock f of input of phase accumulation modulesThe output is respectively connected with the period accumulation module, the rising edge calculation module and the falling edge calculation module; is used for calculating the number N of pulse waveform points in a period, the sampling clock counts once every rising edge, when the number of the waveform points in a period is counted up, N,the upper limit of N should be
Wherein f is the pulse waveform frequency, fsFor the sampling rate of the sampling clock, resetting to count when N reaches an upper limit and then setting 0;
the output of the period accumulation module is connected with the input of the time offset calculation module and is used for calculating the number of periods, after the phase accumulation module finishes counting waveform sampling points in one period, namely N reaches the upper limit, the period overflows once, the period is one period of a pulse waveform, the period number is represented by M, the upper limit of M is the pulse frequency f (Hz), and when the M reaches the upper limit, the counting is restarted by setting 0;
the output of the time offset calculation module is respectively connected with the input of the rising edge calculation module and the input of the falling edge calculation module and is used for calculating the time interval t from the ending moment of a certain period to the sampling point of the initial waveform of the next periodΔMThis interval is called the time offset;
the output of the rising edge calculation module is connected with the input of the waveform segment control module and the input of the waveform sampling point selection module and is used for generating rising edge pulse waveform points;
the output of the falling edge calculation module is connected with the input of the waveform segment control module and the input of the waveform sampling point selection module and is used for generating rising edge pulse waveform points;
the output of the waveform segment control module is connected with a waveform sampling point selection module for placing sampling points which are at a high level waveform stage and are greater than the high level at a high level (V)H) Setting the waveform sampling point with low level stage less than low level to low level (V)L)；
The output of the waveform sampling point selection module is connected with a digital-to-analog converter, the received waveform is determined to be in a rising edge stage, a falling edge stage, a high level stage or a low level stage according to the current time, and corresponding waveform sampling points are output according to a calculation formula of the waveform sampling points;
the output of the D/A converter is connected with the low-pass filter and used for receiving the waveform data provided by the waveform sampling point selection module and carrying out digital-to-analog conversion on the received waveform data to obtain an analog signalThen sending the analog signal to a low-pass filter; the sampling rate of the digital-to-analog converter is fsThe waveform after passing through the waveform sampling point selection module is sent to a low-pass filter.
The low-pass filter is connected with external equipment and used for filtering analog signals output by the digital-to-analog converter, filtering stray signals and outputting pure pulse signals. Due to the zero-order hold characteristic of the digital-to-analog converter, the output analog signal contains spurious signals including image frequency, and the analog signal containing the spurious signals needs to be filtered to obtain a pure pulse signal. The low-pass filter filters out higher harmonics and image frequencies outside the pulse signal bandwidth required by a user to obtain a high-resolution pulse signal with controllable rising edge.
Fig. 2 is a schematic block diagram of a pulse waveform to achieve high resolution of rising edges. As shown in fig. 2:
high level waveform sampling point VHIs a constant and is represented as a straight line in fig. 2.
Low level waveform sampling point VLA constant, also represented as a straight line in fig. 2.
The rising edge waveform sampling point calculation formula:
in the coordinate system shown in fig. 2, the argument t is the abscissa,
wherein f issIs the sampling rate of the sampling clock, N/fsFor determining the coordinates of each waveform sample point, since the starting point of the first cycle is at the origin and the starting points of the other cycles are not necessarily at the origin, the offset t needs to be calculatedΔMThat is, the interval from the end time of the current period to the start point of the next period, the start point of the waveform sample point in each period can be determined, and the abscissa t of each waveform sample point in the required waveform data can be determined based on the start point.
The calculation formula of the waveform sampling point of the falling edge is as follows:
calculating from one point of the falling edge and the slope of the falling edge by a point-slope method;
in the present embodiment, the argument t is calculated by the formula:
calculating tΔMThe coordinate of the starting point of the M +1 th period is mainly used for subtracting the coordinate of the ending time of the M-th period, namely the difference value of the starting point and the ending time is calculated.
That is, the pulse waveform sampling points in one period of the present embodiment can be described according to the above formula. When the pulse waveform is in a rising edge time period, calculating an amplitude value of a waveform sampling point by using a rising edge formula; when the pulse waveform is in a falling edge time period, calculating an amplitude value of a waveform sampling point by using a falling edge formula; when the pulse waveform is in high level time period, the amplitude value of this stage is forced to high level VH(ii) a When the pulse waveform is in low level time period, the amplitude value of the phase is forced to be low level VL。
When changing the rising edge time T, as shown in FIG. 2rAnd the waveform sampling points of the rising edge part correspondingly move downwards for a certain distance, so that the resolution delta t of the rising edge of the pulse waveform is realized, and the maximum value of the resolution delta t does not exceed the time interval of two adjacent waveform sampling points. Since the pulse waveform frequency f is not necessarily the sampling frequency fsIntegral multiple of the first and second periods, the starting point of the pulse waveform in each period is not at the same position, and the starting point returns to 0 again after f periods.
Fig. 3 is a schematic diagram of the rising edge, falling edge, pulse width and period of the pulse signal shown in fig. 2.
As shown in FIG. 3, the high and low levels of the pulse signal are VHAnd VLPulse and vesselThe period of the impulse signal is 1/f, and the rising time TrFor the time when the level transits from 10% to 90% of the amplitude, the fall time TfFor the time the level transits from 90% to 10% of the amplitude, the pulse width TwIs the time involved in the transition of the pulse high level from 50% amplitude in the rising edge to 50% amplitude in the falling edge. An ideal pulse signal can be determined by the six parameters.
In this embodiment, the user selects the pulse width T according to the pulse signal frequency fwRising edge time TrFalling edge time TfHigh level VHLow level VLThe method and the device can realize that the minimum resolution delta t of the pulse rising edge is less than the time interval of two adjacent waveform sampling points.
It should be noted that, in the present invention, the pulse rising edge resolution can reach Δ t, and the pulse width, the falling edge, and the frequency resolution of the pulse signal can also reach Δ t.
Although illustrative embodiments of the present invention have been described above to facilitate the understanding of the present invention by those skilled in the art, it should be understood that the present invention is not limited to the scope of the embodiments, and various changes may be made apparent to those skilled in the art as long as they are within the spirit and scope of the present invention as defined and defined by the appended claims, and all matters of the invention which utilize the inventive concepts are protected.
Claims (2)
1. A DDS-based high resolution pulse waveform generating apparatus, comprising: phase accumulation module, cycle accumulation module, time migration calculation module, rising edge calculation module, falling edge calculation module, waveform section control module, waveform sampling point selection module, digital-to-analog converter and low pass filter, its characterized in that:
the phase accumulation module is connected with an externally provided sampling clock and is used for counting the number N of pulse wave points in one periodThe counted waveform samples include: a rising edge, a falling edge, a high level and a low level; the sampling clock counts once every rising edge, and the number N is obtained after the counting of the waveform points in a period is finished, wherein the upper limit of N is
Wherein f is the pulse waveform frequency, fsFor the sampling rate of the sampling clock, resetting to count when N reaches an upper limit and then setting 0;
the period accumulation module is connected with the phase accumulation module and is used for counting the period number M of the pulse waveform; the counting rule is as follows: after the phase accumulation module finishes counting waveform sampling points in one period, namely N reaches the upper limit and then generates one overflow, each overflow is one period of the pulse waveform, the period number is represented by M, the upper limit of M is the pulse frequency f (Hz), and when M reaches the upper limit, the counting is restarted by setting 0;
the time offset calculation module is connected with the period accumulation module and is used for calculating the time interval t from the end moment of the current period to the sampling point of the initial waveform of the next periodΔMThis interval is the time offset;
the rising edge calculation module is connected with the phase accumulation module and the time offset calculation module and is used for calculating the time interval t according to the number of the received waveform sampling pointsΔMGenerating rising edge pulse waveform points;
the falling edge calculation module is connected with the phase accumulation module and the time offset calculation module and is used for calculating the time interval t according to the number of the received waveform sampling pointsΔMGenerating a falling edge pulse waveform point;
the waveform section control module is connected with the rising edge calculation module and the falling edge calculation module and is used for placing sampling points of which the high-level waveform stage is larger than the high level at the high level VHSetting the waveform sample point with low level stage smaller than low level at low level VL；
The waveform sampling point selection module is connected with the rising edge calculation module, the falling edge calculation module and the waveform section control module; the waveform sampling point selection module determines whether the received waveform is in a rising edge stage, a falling edge stage, a high level stage or a low level stage according to the current time, and outputs a corresponding waveform according to the stage;
the digital-to-analog converter is connected with the waveform sampling point selection module, converts received pulse waveform sampling point data into analog signals, sends the analog signals into the low-pass filter to remove stray signals, and outputs the analog signals to the outside.
2. The DDS-based high resolution pulse waveform generator as recited in claim 1, wherein: high level waveform sampling point VHLow level waveform sample point VLRising edge waveform sample point Y1(t) and falling edge waveform sample points Y2(t) is calculated according to a corresponding formula obtained by defining the pulse, specifically:
the rising edge waveform sampling point calculation formula:
the calculation formula of the waveform sampling point of the falling edge is as follows:
high level waveform sampling point VHComprises the following steps: y is1(t)＞VH,Y2(t)＞VH；
Low level waveform sampling point VLComprises the following steps: y is2(t)＜VL；
In the above formula, the high level VHLow level VLAre all constants, T represents the independent variable of the waveform sample point, TfDenotes the rise time, TrDenotes the fall time, TwRepresents the pulse width;
the independent variable t is calculated according to the formula:
wherein N represents the number of waveform points, fsIs the sampling rate of the sampling clock, f is the pulse waveform frequency, M represents the number of cycles; t is tΔMFor the interval from the end time point of the current period to the start point of the sample point of the waveform of the next period,
representing the spacing of two adjacent waveform samples.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110772035.7A CN113434006B (en) | 2021-07-08 | 2021-07-08 | High-resolution pulse waveform generating device based on DDS |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110772035.7A CN113434006B (en) | 2021-07-08 | 2021-07-08 | High-resolution pulse waveform generating device based on DDS |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113434006A CN113434006A (en) | 2021-09-24 |
| CN113434006B true CN113434006B (en) | 2022-06-03 |
Family
ID=77759589
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110772035.7A Active CN113434006B (en) | 2021-07-08 | 2021-07-08 | High-resolution pulse waveform generating device based on DDS |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113434006B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113985144B (en) * | 2021-10-28 | 2024-05-14 | 长沙先度科技有限公司 | IFF pulse signal detection method |
| CN114553644B (en) * | 2022-01-18 | 2023-04-18 | 电子科技大学 | Adjustable pulse forming method based on DDS technology |
| CN115062476A (en) * | 2022-06-20 | 2022-09-16 | 西北核技术研究所 | Method for evaluating degree of deviation of electromagnetic pulse waveform from target waveform |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101776935A (en) * | 2009-12-30 | 2010-07-14 | 电子科技大学 | Digital modulation signal generator based on DDS |
| CN101799705A (en) * | 2010-03-23 | 2010-08-11 | 电子科技大学 | High-speed DDS signal generator |
| CN103178809A (en) * | 2013-02-04 | 2013-06-26 | 深圳市鼎阳科技有限公司 | Method and module for DDS (direct digital synthesizer) pulse edge adjusting and pulse signal generator |
| CN109857188A (en) * | 2019-01-08 | 2019-06-07 | 优利德科技(中国)股份有限公司 | A kind of pulse wave generation method based on DDS, device and its system |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7284025B2 (en) * | 2003-12-18 | 2007-10-16 | Tektronix, Inc. | DDS pulse generator architecture |
| US7327816B2 (en) * | 2003-12-23 | 2008-02-05 | Teradyne Inc. | High resolution synthesizer with improved signal purity |
-
2021
- 2021-07-08 CN CN202110772035.7A patent/CN113434006B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101776935A (en) * | 2009-12-30 | 2010-07-14 | 电子科技大学 | Digital modulation signal generator based on DDS |
| CN101799705A (en) * | 2010-03-23 | 2010-08-11 | 电子科技大学 | High-speed DDS signal generator |
| CN103178809A (en) * | 2013-02-04 | 2013-06-26 | 深圳市鼎阳科技有限公司 | Method and module for DDS (direct digital synthesizer) pulse edge adjusting and pulse signal generator |
| CN109857188A (en) * | 2019-01-08 | 2019-06-07 | 优利德科技(中国)股份有限公司 | A kind of pulse wave generation method based on DDS, device and its system |
Non-Patent Citations (5)
| Title |
|---|
| DDS波形发生器幅度量化误差的分析及其抑制;张丽芝等;《微处理机》;20060830(第04期);第1-2,7页 * |
| Programmable pulse generator based on programmable logic and direct digital synthesis;M. Suchenek等;《American Institute of Physics》;20121220;第1-4页 * |
| Research on a high-speed programmable pattern generation method with deep storage;Liu Hanglin等;《2019 14th IEEE International Conference on Electronic Measurement & Instruments (ICEMI)》;20200527;第374-380页 * |
| 一种基于遗传算法的DDS脉冲波形优化方法;张兢;《重庆工学院学报》;20051130;第19卷(第11期);第39-43页 * |
| 基于DDS/SOPC的多路可调谐波信号发生器;张金波等;《电力自动化设备》;20081110;第28卷(第11期);第74-78页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113434006A (en) | 2021-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113434006B (en) | High-resolution pulse waveform generating device based on DDS | |
| Gedalyahu et al. | Multichannel sampling of pulse streams at the rate of innovation | |
| CN109655644B (en) | Method and device for reducing random wave signal output jitter | |
| CN101714875B (en) | Phase-locked loop circuit | |
| CN109142820A (en) | A kind of pulse wave generating device | |
| CN112953461B (en) | Arbitrary waveform synthesis method based on sampling rate conversion technology | |
| US6411238B1 (en) | Digital to analog converter with step voltage generator for smoothing analog output | |
| CN112134561B (en) | Narrow-band frequency modulation digital precision frequency synthesizer | |
| US7977996B1 (en) | Pulse generator with precision edge placement | |
| CN110768665B (en) | DDS signal sweep frequency source system with double clock sampling rate | |
| CN113691241B (en) | High-precision digital jitter injection device based on amplitude conversion time sequence | |
| CN108292991A (en) | Data phase hunting gear, data phase follow method and communication device | |
| CN113376585B (en) | High-resolution pulse signal synthesizer | |
| CN104467836B (en) | A kind of clock signal generating method and system | |
| EP3712571A1 (en) | Signal processing circuit, related chip, flowmeter, and method | |
| US9106245B2 (en) | Method for interference suppression of a sampling process and a device for carrying out the method | |
| JP4198068B2 (en) | Method and apparatus for digital frequency conversion | |
| JP3751251B2 (en) | Video signal processing apparatus and method | |
| WO2005008882A1 (en) | Method and apparatus for generation of arbitrary mono-cycle waveforms | |
| JP3474308B2 (en) | Jitter measurement device | |
| WO2021204387A1 (en) | Circuit for converting a signal between digital and analog | |
| JP4972907B2 (en) | Dot clock recovery circuit | |
| CN117713771A (en) | Modulation pulse synthesizer based on phase amplitude mapping | |
| Calbaza et al. | Jitter model of direct digital synthesis clock generators | |
| CN118174724A (en) | Low-jitter code pattern waveform synthesis device based on real-time edge single-point interpolation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |