CN113394170A - Package structure and method for manufacturing the same - Google Patents

Package structure and method for manufacturing the same Download PDF

Info

Publication number
CN113394170A
CN113394170A CN202110450207.9A CN202110450207A CN113394170A CN 113394170 A CN113394170 A CN 113394170A CN 202110450207 A CN202110450207 A CN 202110450207A CN 113394170 A CN113394170 A CN 113394170A
Authority
CN
China
Prior art keywords
manufacturing
package structure
cavity
circuit layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202110450207.9A
Other languages
Chinese (zh)
Other versions
CN113394170B (en
Inventor
陈彧
袁瑞鸿
杨皓宇
洪国展
张智鸿
陈锦庆
林紘洋
李昇哲
万喜红
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujian Lightning Optoelectronic Co ltd
Original Assignee
Fujian Lightning Optoelectronic Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujian Lightning Optoelectronic Co ltd filed Critical Fujian Lightning Optoelectronic Co ltd
Priority to CN202110450207.9A priority Critical patent/CN113394170B/en
Publication of CN113394170A publication Critical patent/CN113394170A/en
Application granted granted Critical
Publication of CN113394170B publication Critical patent/CN113394170B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52—Mounting semiconductor bodies in containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/06—Containers; Seals characterised by the material of the container or its electrical properties
    • H01L23/08—Containers; Seals characterised by the material of the container or its electrical properties the material being an electrical insulator, e.g. glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

The invention discloses a packaging structure and a manufacturing method thereof, wherein the method comprises the steps of forming a plurality of cavity structures on a substrate in an embedding and injecting mode; then, forming a circuit layer on each cavity structure in a laser forming mode; then, carrying out surface treatment on the circuit layer; subsequently carrying out die bonding and wire bonding; and finally, covering the covering structures on the cavity structures, wherein each covering structure and the circuit layer are arranged in a matched mode, so that each cavity structure forms a conducting loop. Therefore, the packaging process can be simplified, the production efficiency is improved, and in addition, the application of the packaging structure is further optimized.

Description

Package structure and method for manufacturing the same
Technical Field
The invention relates to the field of semiconductor manufacturing processes, in particular to a packaging structure and a manufacturing method thereof.
Background
In the field of semiconductor manufacturing process, a packaging structure is used as a chip carrier of an integrated circuit, is a key structural member for realizing the electrical connection between a circuit leading-out end inside a chip and an external lead by means of bonding materials (gold wires, aluminum wires, copper wires and the like) to form an electrical circuit, plays a role of a bridge connected with an external lead, needs to be used in most semiconductor integrated blocks, and is an important basic element in the electronic information industry.
Most of the conventional package structures are formed by bonding a plurality of layers of different materials one by one, and include a bottom conductive substrate, a pillar structure (Holder) having a hollow area in the middle, and a top glass cover plate. The package body is higher in overall height, and is formed by bonding a plurality of layers of different materials, so that the problem of warping is caused after the different materials are bonded in the production process, and the subsequent cutting process is influenced. Therefore, the packages can be produced only by individually bonding the packages, which is inefficient.
In addition, when a multi-layer material bonding technology is adopted, a certain proportion of risks are caused to the overall quality control and management every time bonding operation is carried out.
However, in order to simplify the above process, an emc (epoxy Molding compound) type package or a plcc (plastic led Chip carrier) type package is used, and thus a more complicated structure design cannot be realized on the package.
Therefore, the present invention is directed to a package structure and a method for manufacturing the same to solve the above-mentioned problems.
Disclosure of Invention
The present invention provides a package structure and a method for manufacturing the same, which can simplify the whole packaging process, improve the production efficiency of the package structure, and further optimize the application of the package structure.
To achieve at least one of the above advantages or other advantages, an embodiment of the present invention provides a method for manufacturing a package structure, including:
forming a plurality of cavity structures on a substrate in an Insert Molding (Insert Molding) manner; step two, forming a circuit layer on each cavity structure in a Laser Direct Structuring mode; step three, carrying out surface treatment on the circuit layer; step four, carrying out die bonding and wire bonding; and step five, covering and connecting the covering structures on the cavity structures, wherein the covering structures and the circuit layer are arranged in a matched mode, so that the cavity structures form a conducting loop.
In some embodiments, the cavity structure is a plastic structure. In other words, the whole cavity structure is made of plastic material, which can protect the internal elements of the cavity and has the effect of electrical insulation.
In some embodiments, the substrate is one selected from a metal substrate, a ceramic substrate, a printed circuit board, and a flexible circuit board.
In some embodiments, step three further comprises: and performing surface treatment on the circuit layer in an electroplating or chemical plating mode.
In some embodiments, the cover structure is made of a light transmissive material.
Further, an ITO (indium Tin oxide) film layer is plated on the surface of the covering structure, and the ITO film layer and the circuit layer form an electronic loop.
Furthermore, the surface of the covering structure may also be plated with a metal layer, and the metal layer and the circuit layer form an electronic loop.
In some embodiments, step five is followed by the steps of: and carrying out cutting operation processing on the substrate to form a plurality of independent packaging elements.
In some embodiments, the cover structure covers a side of the cavity structure away from the substrate.
To achieve at least one of the advantages or other advantages, a package structure manufactured by the method for manufacturing a package structure according to any one of the above embodiments is further provided.
Therefore, the package structure and the manufacturing method thereof provided by the invention can simplify the whole packaging process and improve the production efficiency of the package structure. In addition, the application of the packaging structure can be further optimized, specifically, the circuit layer of a single packaging element obtained by cutting is matched with the covering structure plated with the ITO film layer, so that the covering structure can be separated from the cavity structure to form an open circuit when the application end device is impacted, the work of the packaging element is stopped, and the harm of energy emitted by a wafer for die bonding to human eyes is reduced.
The foregoing description is only an overview of the technical solutions of the present invention, and in order to make the technical means of the present invention more clearly understood, the present invention may be implemented in accordance with the content of the description, and in order to make the above and other objects, features, and advantages of the present invention more clearly understood, the following preferred embodiments are described below in detail with reference to the accompanying drawings.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the application, are incorporated in and constitute a part of this specification, illustrate embodiments of the application and together with the description serve to explain the principles of the application. It should be apparent that the drawings in the following description are only examples of the present application and are not intended to limit the embodiments of the present invention, and that other drawings may be derived from the drawings by those skilled in the art without inventive faculty. The drawings comprise:
FIG. 1 is a flow chart illustrating a method for manufacturing a package structure according to the present invention; and
FIG. 2 is a schematic diagram of a process for fabricating a package structure according to the present invention; and
fig. 3 is a schematic cross-sectional view at various stages in the manufacture of a package structure.
The attached drawings are marked as follows: 10-a packaging structure; 12-a substrate; 14-a cavity structure; 16-a line layer; 18-cover structure.
Detailed Description
Specific structural and functional details disclosed herein are merely representative and are provided for purposes of describing example embodiments of the present invention. The present invention may, however, be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein.
In the description of the present invention, it is to be understood that the terms "center", "lateral", "up", "down", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like, indicate orientations and positional relationships based on those shown in the drawings, are only for convenience in describing the present invention and simplifying the description, and do not indicate or imply that the device or component in question must have a particular orientation or be constructed and operated in a particular orientation, and therefore, should not be taken as limiting the present invention. Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the present invention, "a plurality" means two or more unless otherwise specified. In addition, the term "comprises" and any variations thereof mean "including at least".
In the description of the present invention, it should be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integrally formed connection; can be mechanically or electrically connected; the two components can be directly connected or indirectly connected through an intermediate medium, and the two components can be communicated with each other. The specific meanings of the above terms in the present invention can be understood in specific cases to those skilled in the art.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
Referring to fig. 1, fig. 2 and fig. 3, fig. 1 is a flow chart illustrating a method for manufacturing a package structure 10 according to the present invention, fig. 2 is a schematic diagram illustrating a process for manufacturing the package structure 10 according to the present invention, and fig. 3 is a schematic cross-sectional diagram illustrating each stage in the process for manufacturing the package structure 10. To achieve at least one of the advantages or other advantages, a method for manufacturing a package structure 10 is provided. As shown in the figure, the manufacturing method of the package structure 10 includes the following steps:
s100: forming a plurality of cavity structures on the substrate in an embedding and ejecting mode;
s200: forming a circuit layer on each cavity structure in a laser forming mode;
s300: carrying out surface treatment on the circuit layer;
s400: carrying out die bonding and wire bonding;
s500: the cover structure is capped onto the cavity structure.
Further, in step S100, the Insert Molding process (Insert Molding process) refers to a Molding method in which a cavity structure 14 formed by filling a predetermined Insert made of a different material into a substrate 12, injecting a resin, and joining and curing the molten material and the Insert is integrated with the substrate 12. In one embodiment, the cavity structure 14 is made of a plastic material, in other words, the cavity structure 14 is a plastic structure.
In step S200, the Laser Direct Structuring (Laser Direct Structuring) is based on the principle that a common plastic element or circuit board is provided with the functions of electrical interconnection, supporting components, supporting and protecting the plastic housing, and the functions of shielding and antenna, which are generated by the combination of the mechanical entity and the conductive pattern, to form the circuit layer 16.
In step S300, the surface treatment is performed on the circuit layer 16 by electroplating or chemical plating, so as to prevent the circuit layer 16 from being oxidized, and if it is required to meet other special functional requirements, the surface treatment can be performed accordingly. For example, Organic Solderability Preservative (OSP) plating, silver plating, nickel gold plating, nickel palladium gold plating, and the like. Taking as an example the cross-sectional view of fig. 3 corresponding to the surface treatment step, the dashed box is shown as surface treating the wiring layer 16.
In step S500, the cover structure 18 is attached to the cavity structure 14 on a side away from the substrate 12, that is, the cover structure 18 is attached above the cavity structure 14. The cover structures 18 and the circuit layer 16 are disposed in a matching manner so that the cavity structures 14 form a conductive loop. Specifically, the capping structure 18 and the wiring layer 16 form an electronic circuit. In an embodiment, the surface of the covering structure 18 is plated with an ITO (indium Tin oxide) film layer, and the ITO film layer and the circuit layer 16 form an electronic circuit, which can ensure good conductivity, visible light transmittance, and chemical stability. In one embodiment, the surface of the cover structure 18 is plated with a metal layer, and the metal layer and the circuit layer 16 form an electronic circuit, and the metal layer can be used for welding, which helps to improve the overall airtightness.
After step S500 is completed, a dicing operation, i.e., a process of a dicing operation, may also be performed on the substrate 12 to form a plurality of individual package elements. The cavity structures 14 are arranged on the substrate 12 in an array, and the cutting operation is performed at equal intervals along the gaps between the cavity structures 14.
In one embodiment, the cover structure 18 is made of a light-transmissive material. For example, glass, a laminate structure of glass and polymer, quartz, resin, or the like has a light-transmitting property. The substrate 12 may be one selected from a metal substrate 12, a ceramic substrate 12, a printed circuit board, and a flexible circuit board, and may be selected according to actual needs. To further illustrate, the illustration of fig. 2 and 3 with glass applied corresponds to step S500 of covering the cover structure 18 according to the present invention.
To achieve at least one of the advantages or other advantages, a package structure 10 is further provided in another embodiment of the present invention. The package structure 10 is manufactured according to the manufacturing method of the package structure 10 in the foregoing embodiment. The package structure 10 includes a substrate 12, a cavity structure 14, a circuit layer 16, and a cover structure 18. The cavity structure 14 is disposed on the substrate 12. The surface of the cavity structure 14 forms a wiring layer 16. The cover structure 18 is capped onto the cavity structure 14.
In summary, the package structure 10 and the manufacturing method thereof provided by the present invention can simplify the whole packaging process and improve the production efficiency of the package structure 10. In addition, the application of the package structure 10 can be further optimized, specifically, the circuit layer 16 of the single package component obtained by cutting is matched with the cover structure 18 plated with the ITO film layer, so that when the application end device is impacted, the cover structure 18 can be separated from the cavity structure 14 to form an open circuit, thereby stopping the operation of the package component and reducing the harm of energy emitted by the die bonding wafer to human eyes.
Although the present invention has been described with reference to a preferred embodiment, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.

Claims (10)

1. A manufacturing method of a package structure is characterized by comprising the following steps:
forming a plurality of cavity structures on a substrate in an Insert Molding (Insert Molding) manner;
forming a circuit layer on each cavity structure in a Laser Direct Structuring (Laser Direct Structuring) manner;
carrying out surface treatment on the circuit layer;
carrying out die bonding and wire bonding; and
covering and connecting the covering structures to the cavity structures, wherein the covering structures and the circuit layer are arranged in a matched mode, so that the cavity structures form a conducting loop.
2. The method of manufacturing a package structure according to claim 1, wherein the cavity structure is a plastic structure.
3. The method of manufacturing a package structure according to claim 1, wherein the substrate is one selected from a metal substrate, a ceramic substrate, a printed circuit board, and a flexible circuit board.
4. The method of manufacturing a package structure according to claim 1, wherein the step of surface treating the circuit layer further comprises: and performing surface treatment on the circuit layer in an electroplating or chemical plating mode.
5. The method of claim 1, wherein the cover structure is made of a light-transmissive material.
6. The method for manufacturing the package structure according to claim 5, wherein an ITO (indium Tin oxide) film is plated on the surface of the cover structure, and the ITO film and the circuit layer form an electronic circuit.
7. The method for manufacturing the package structure according to claim 5, wherein the surface of the cover structure is plated with a metal layer, and the metal layer and the circuit layer form an electronic circuit.
8. The method of manufacturing a package structure according to claim 1, further comprising the following steps after the step of fixing the cover structure to the cavity structure: and carrying out cutting operation processing on the substrate to form a plurality of independent packaging elements.
9. The method of claim 1, wherein the cover structure covers a side of the cavity structure away from the substrate.
10. A package structure, wherein the package structure is manufactured by the method of any one of claims 1 to 9.
CN202110450207.9A 2021-04-25 2021-04-25 Package structure and method for manufacturing the same Active CN113394170B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110450207.9A CN113394170B (en) 2021-04-25 2021-04-25 Package structure and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110450207.9A CN113394170B (en) 2021-04-25 2021-04-25 Package structure and method for manufacturing the same

Publications (2)

Publication Number Publication Date
CN113394170A true CN113394170A (en) 2021-09-14
CN113394170B CN113394170B (en) 2022-10-18

Family

ID=77617641

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110450207.9A Active CN113394170B (en) 2021-04-25 2021-04-25 Package structure and method for manufacturing the same

Country Status (1)

Country Link
CN (1) CN113394170B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0745751A (en) * 1993-07-30 1995-02-14 Nippon Chemicon Corp Sealing structure of circuit element
JPH0831968A (en) * 1994-07-15 1996-02-02 Shinko Electric Ind Co Ltd Semiconductor device and its manufacture
US20060216857A1 (en) * 2005-03-24 2006-09-28 Yang Zhao Chip-scale package for integrated circuits
JP2010040655A (en) * 2008-08-01 2010-02-18 Yamaha Corp Package body for semiconductor device and method of manufacturing the same, package, semiconductor device, and microphone package
CN102185090A (en) * 2011-03-29 2011-09-14 晶科电子（广州）有限公司 Luminescent device adopting COB (chip on board) packaging and manufacturing method thereof
CN102473813A (en) * 2009-07-30 2012-05-23 日亚化学工业株式会社 Light emitting device and method for manufacturing same
JP2015015477A (en) * 2014-08-06 2015-01-22 ルネサスエレクトロニクス株式会社 Semiconductor device
CN104465950A (en) * 2014-12-02 2015-03-25 深圳市华星光电技术有限公司 Light-emitting diode and manufacturing method of light-emitting diode

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0745751A (en) * 1993-07-30 1995-02-14 Nippon Chemicon Corp Sealing structure of circuit element
JPH0831968A (en) * 1994-07-15 1996-02-02 Shinko Electric Ind Co Ltd Semiconductor device and its manufacture
US20060216857A1 (en) * 2005-03-24 2006-09-28 Yang Zhao Chip-scale package for integrated circuits
JP2010040655A (en) * 2008-08-01 2010-02-18 Yamaha Corp Package body for semiconductor device and method of manufacturing the same, package, semiconductor device, and microphone package
CN102473813A (en) * 2009-07-30 2012-05-23 日亚化学工业株式会社 Light emitting device and method for manufacturing same
CN102185090A (en) * 2011-03-29 2011-09-14 晶科电子（广州）有限公司 Luminescent device adopting COB (chip on board) packaging and manufacturing method thereof
JP2015015477A (en) * 2014-08-06 2015-01-22 ルネサスエレクトロニクス株式会社 Semiconductor device
CN104465950A (en) * 2014-12-02 2015-03-25 深圳市华星光电技术有限公司 Light-emitting diode and manufacturing method of light-emitting diode

Also Published As

Publication number Publication date
CN113394170B (en) 2022-10-18

Similar Documents

Publication Publication Date Title
US7338823B2 (en) Side-emitting LED package and manufacturing method of the same
US6313525B1 (en) Hollow package and method for fabricating the same and solid-state image apparatus provided therewith
CN1246899C (en) Semiconductor device
US20070018191A1 (en) Side view LED with improved arrangement of protection device
EP2654093B1 (en) Package and method for manufacturing package
US20090096081A1 (en) Semiconductor device
US20070108561A1 (en) Image sensor chip package
US6531334B2 (en) Method for fabricating hollow package with a solid-state image device
US20100230792A1 (en) Premolded Substrates with Apertures for Semiconductor Die Packages with Stacked Dice, Said Packages, and Methods of Making the Same
CN105280601A (en) Packaging structure and packaging substrate structure
US10096567B2 (en) Package substrate and package
CN112820725B (en) Laser radar chip packaging structure and packaging method
KR100611291B1 (en) Circuit device, circuit module, and manufacturing method of the circuit device
CN112042283B (en) Printed circuit board and printed circuit board strip
US20220199582A1 (en) Stacked die package including a multi-contact interconnect
CN101777542B (en) Chip packaging structure and packaging method
US10050014B2 (en) Circuit substrate and method of manufacturing same
CN113394170B (en) Package structure and method for manufacturing the same
JP4108162B2 (en) Infrared data communication module manufacturing method
US20220165674A1 (en) Semiconductor package structure and manufacturing method thereof
JP3786227B2 (en) Infrared data communication module and manufacturing method thereof
US20220148933A1 (en) Electronic element mounting substrate and electronic device
CN202940236U (en) Package substrate structure
CN100444361C (en) Chip packing structure
JP2010238994A (en) Semiconductor module and method of manufacturing the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant