CN1129863A - 可编程上拉缓冲器 - Google Patents

可编程上拉缓冲器 Download PDF

Info

Publication number
CN1129863A
CN1129863A CN95117644A CN95117644A CN1129863A CN 1129863 A CN1129863 A CN 1129863A CN 95117644 A CN95117644 A CN 95117644A CN 95117644 A CN95117644 A CN 95117644A CN 1129863 A CN1129863 A CN 1129863A
Authority
CN
China
Prior art keywords
logic
state
mpu
predetermined
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN95117644A
Other languages
English (en)
Chinese (zh)
Inventor
查尔斯·雷蒙德·米勒
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Inc
Original Assignee
AT&T Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AT&T Inc filed Critical AT&T Inc
Publication of CN1129863A publication Critical patent/CN1129863A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09425—Multistate logic
    • H03K19/09429—Multistate logic one of the states being the high impedance or floating state

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
CN95117644A 1994-10-25 1995-10-24 可编程上拉缓冲器 Pending CN1129863A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/329,028 US5450356A (en) 1994-10-25 1994-10-25 Programmable pull-up buffer
US329,028 1994-10-25

Publications (1)

Publication Number Publication Date
CN1129863A true CN1129863A (zh) 1996-08-28

Family

ID=23283554

Family Applications (1)

Application Number Title Priority Date Filing Date
CN95117644A Pending CN1129863A (zh) 1994-10-25 1995-10-24 可编程上拉缓冲器

Country Status (7)

Country Link
US (1) US5450356A (enExample)
EP (1) EP0709964B1 (enExample)
JP (1) JPH08263185A (enExample)
KR (1) KR960015911A (enExample)
CN (1) CN1129863A (enExample)
DE (1) DE69507425T2 (enExample)
TW (1) TW321803B (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE59505122D1 (de) * 1994-03-24 1999-03-25 Siemens Ag Verlustarme integrierte schaltung mit reduziertem takthub
JPH0879047A (ja) * 1994-09-02 1996-03-22 Toshiba Microelectron Corp 半導体集積回路およびその製造方法
KR960043524A (ko) * 1995-05-23 1996-12-23 홍-치우 후 출력 버퍼링 장치
US5619153A (en) * 1995-06-28 1997-04-08 Hal Computer Systems, Inc. Fast swing-limited pullup circuit
KR970055534A (ko) * 1995-12-01 1997-07-31 데이빗 엘. 스미쓰 제어되는 전이 시간 구동 회로를 포함한 집적 회로
US5939923A (en) * 1995-12-27 1999-08-17 Texas Instruments Incorporated Selectable low power signal line and method of operation
US6198325B1 (en) 1997-06-27 2001-03-06 Sun Microsystems, Inc. Differencing non-overlapped dual-output amplifier circuit
DE19823477A1 (de) * 1998-05-26 1999-05-20 Siemens Ag Inverterschaltung
EP0982665A3 (en) * 1998-08-21 2004-02-04 Matsushita Electronics Corporation A bus system and a master device that stabilizes bus electric potential during non-access periods
US6141263A (en) * 1999-03-01 2000-10-31 Micron Technology, Inc. Circuit and method for a high data transfer rate output driver
US7369912B2 (en) * 2003-05-29 2008-05-06 Fisher-Rosemount Systems, Inc. Batch execution engine with independent batch execution processes
US8098097B2 (en) * 2009-12-23 2012-01-17 Honeywell International Inc. Radio frequency buffer

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4789967A (en) * 1986-09-16 1988-12-06 Advanced Micro Devices, Inc. Random access memory device with block reset
US4961168A (en) * 1987-02-24 1990-10-02 Texas Instruments Incorporated Bipolar-CMOS static random access memory device with bit line bias control
US4855623A (en) * 1987-11-05 1989-08-08 Texas Instruments Incorporated Output buffer having programmable drive current
US5293082A (en) * 1988-06-21 1994-03-08 Western Digital Corporation Output driver for reducing transient noise in integrated circuits
US4880997A (en) * 1988-08-18 1989-11-14 Ncr Corporation Low noise output buffer circuit
JPH0777345B2 (ja) * 1988-11-04 1995-08-16 三菱電機株式会社 半導体装置
US5239237A (en) * 1990-02-14 1993-08-24 Zilog, Inc. Control circuit having outputs with differing rise and fall times
US5144165A (en) * 1990-12-14 1992-09-01 International Business Machines Corporation CMOS off-chip driver circuits
US5206545A (en) * 1991-02-05 1993-04-27 Vlsi Technology, Inc. Method and apparatus for providing output contention relief for digital buffers
EP0503850A1 (en) * 1991-03-13 1992-09-16 AT&T Corp. Microprocessor with low power bus
US5276364A (en) * 1991-12-13 1994-01-04 Texas Instruments Incorporated BiCMOS bus interface output driver compatible with a mixed voltage system environment
JPH05181982A (ja) * 1991-12-27 1993-07-23 Nec Eng Ltd 大規模集積回路装置
KR950012019B1 (ko) * 1992-10-02 1995-10-13 삼성전자주식회사 반도체메모리장치의 데이타출력버퍼
US5359240A (en) * 1993-01-25 1994-10-25 National Semiconductor Corporation Low power digital signal buffer circuit
US5331593A (en) * 1993-03-03 1994-07-19 Micron Semiconductor, Inc. Read circuit for accessing dynamic random access memories (DRAMS)

Also Published As

Publication number Publication date
EP0709964A1 (en) 1996-05-01
EP0709964B1 (en) 1999-01-20
DE69507425D1 (de) 1999-03-04
JPH08263185A (ja) 1996-10-11
TW321803B (enExample) 1997-12-01
KR960015911A (ko) 1996-05-22
DE69507425T2 (de) 1999-07-15
US5450356A (en) 1995-09-12

Similar Documents

Publication Publication Date Title
EP0608786B1 (en) Very low voltage inter-chip CMOS logic signaling for large numbers of high-speed output lines each associated with large capacitive loads
JP3031195B2 (ja) 入出力バッファ回路装置
US5646550A (en) High reliability output buffer for multiple voltage system
EP0746820B1 (en) Circuit for Coupling Data Communication Busses
US5532630A (en) Receiver circuit with a bus-keeper feature
US6911860B1 (en) On/off reference voltage switch for multiple I/O standards
CN101604197B (zh) 主板功能模块供电电路
US5450356A (en) Programmable pull-up buffer
US6393509B2 (en) Input/output device for connection and disconnection of active lines
CN120281308B (zh) 双向电平转换器及电子设备
EP0139904B1 (en) Improved tristate control circuitry for a driver circuit
US4894558A (en) Power saving input buffer for use with a gate array
EP0297932B1 (en) Bus transmitter having controlled trapezoidal slew rate
US6784693B2 (en) I/O buffer having a protection circuit for handling different voltage supply levels
JPH0456491B2 (enExample)
US4918329A (en) Data transmission system
US5880606A (en) Programmable driver circuit for multi-source buses
US6163169A (en) CMOS tri-state control circuit for a bidirectional I/O with slew rate control
KR100487500B1 (ko) 반도체 장치의 버퍼회로
EP1088276B1 (en) Interface module with protection circuit and method of protecting an interface
KR100510758B1 (ko) 고속 데이터 버스 상의 백-투-백 전압 이상을 감소시키기위한 방법 및 장치
US6590418B1 (en) Method and apparatus for a programmable output interface
JP4190593B2 (ja) バス上の容量結合を補償する補償回路を有するデータ処理システム
US20040169199A1 (en) Semiconductor integrated circuit and interrupt request output method thereof
CN221151346U (zh) 电子器件

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C01 Deemed withdrawal of patent application (patent law 1993)
WD01 Invention patent application deemed withdrawn after publication