CN112967672B - Ramp wave generating circuit - Google Patents
Ramp wave generating circuit Download PDFInfo
- Publication number
- CN112967672B CN112967672B CN202110270595.2A CN202110270595A CN112967672B CN 112967672 B CN112967672 B CN 112967672B CN 202110270595 A CN202110270595 A CN 202110270595A CN 112967672 B CN112967672 B CN 112967672B
- Authority
- CN
- China
- Prior art keywords
- transistor
- ramp
- terminal
- voltage
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Electronic Switches (AREA)
Abstract
A ramp generating circuit includes a driving stage and a buffer stage. The driving stage receives the switching signal and the reset signal to provide a ramp reference voltage. The buffer stage receives the ramp reference voltage to provide a ramp signal in response to the ramp reference voltage. The ramp signal falls from a preset level to a stop level in response to the level switching of the reset signal.
Description
Technical Field
The present invention relates to a ramp generating circuit, and more particularly to a ramp generating circuit for a micro light emitting diode display.
Background
In recent years, light emitting displays have grown, and among them, organic light emitting diode displays (OLEDs) and quantum dot light emitting diode displays (QLEDs) compete for the exclusive position of Liquid Crystal Displays (LCDs) on display panels, and Micro light emitting diode (Micro-LED) displays are expected to become the mainstream of next generation display technologies based on their many excellent element characteristics.
In a micro light emitting diode display, a pixel circuit may receive a ramp signal from an external digital-to-analog converter and determine a current width of a diode using the ramp signal and written data. The digital-to-analog converter converts a digital control signal provided by a Field Programmable Gate Array (FPGA) into an analog signal to generate a desired waveform. However, the above method has a more complicated driving structure and higher cost.
Disclosure of Invention
The invention provides a ramp wave generating circuit, which has a simpler circuit structure, so that a digital-to-analog converter with high cost and complex control is not needed, and the whole hardware cost and the control complexity are reduced.
The ramp wave generating circuit comprises a driving stage and a buffer stage. The driving stage receives the switching signal and the reset signal to provide a ramp reference voltage. The buffer stage receives the ramp reference voltage to provide a ramp signal in response to the ramp reference voltage. The ramp signal falls from a preset level to a stop level in response to the level switching of the reset signal.
In view of the above, the ramp generating circuit of the embodiment of the invention is formed by the driving stage and the buffer with a simpler circuit structure, so that a digital-to-analog converter with high cost and complex control is not required, and the overall hardware cost and control complexity are reduced.
In order to make the aforementioned and other features and advantages of the invention more comprehensible, embodiments accompanied with figures are described in detail below.
Drawings
Fig. 1 is a system diagram of a ramp generating circuit according to an embodiment of the invention.
Fig. 2 is a schematic diagram of driving waveforms of a ramp generating circuit according to an embodiment of the invention.
Description of reference numerals:
100: ramp wave generating circuit
110: drive stage
120: buffer stage
C1: first capacitor
C2: second capacitor
I1, I4, I5: electric current of
P1, P2: duration of time
PX: pixel
RESET: reset signal
SW: switching signal
T1: a first transistor
T2: second transistor
T3: a third transistor
T4: fourth transistor
T5: fifth transistor
t EM : time of fall
V1: first voltage
VB1: first bias voltage
VB2: second bias voltage
VGH gate high voltage
VGL: very low voltage of gate
VH: high voltage level
VL: low voltage level
VP1: a first preset voltage
VP2: second predetermined level
V SG4 : source drain voltage
V SWEEP : ramp signal
VT1: first stop level
VT2: second stop level
Vx: ramp reference voltage
Detailed Description
Unless defined otherwise, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present invention and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
It will be understood that, although the terms "first," "second," "third," etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a "first element," "component," "region," "layer" or "portion" discussed below could be termed a second element, component, region, layer or portion without departing from the teachings herein.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms, including "at least one", unless the content clearly indicates otherwise. "or" means "and/or". As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, regions, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, regions integers, steps, operations, elements, components, and/or groups thereof.
Fig. 1 is a system diagram of a ramp generating circuit according to an embodiment of the invention. Referring to fig. 1, in the embodiment of the invention, the ramp generating circuit 100 can be applied to a display, particularly an active micro led display, and provides a ramp signal V SWEEP To a pixel PX in a display panel (not shown), the ramp generating circuit 100 may be disposed in a driving circuit (not shown) of the display, for example, a source driver (not shown) of the display, but the embodiment of the invention is not limited thereto.
In the present embodiment, the ramp generating circuit 100 includes a driving stage 110 and a buffering stage 120. The driver stage 110 receives the switch signal SW and the RESET signal RESET to provide a ramp reference voltage Vx, and the buffer stage 120 receives the ramp reference voltage Vx to provide a ramp signal V in response to the ramp reference voltage Vx SWEEP . Wherein, the ramp signal V SWEEP The level switch in response to the RESET signal RESET falls from the preset level (VP 2 shown in fig. 2) to the stop level (VT 2 shown in fig. 2).
In the embodiment, the driving stage 110 is formed by only transistors and capacitors, and the buffer stage 120 is formed by only transistors, so that the ramp wave generating circuit 100 has a simpler circuit structure, thereby eliminating the need for a digital-to-analog converter with high cost and complicated control, and reducing the overall hardware cost and control complexity.
In the present embodiment, the driving stage 110 includes a first transistor T1, a second transistor T2, a third transistor T3, a first capacitor C1 and a second capacitor C2. The first capacitor C1 has a first terminal and a second terminal coupled to the ramp reference voltage Vx. The first transistor T1 has a first terminal coupled to the second terminal of the first capacitor C1, a second terminal receiving the gate low voltage VGL, and a control terminal coupled to the first terminal of the first capacitor C1.
The second transistor T2 has a first terminal receiving the first voltage V1, a second terminal coupled to the second terminal of the first capacitor C1, and a control terminal receiving a RESET signal RESET. The third transistor T3 has a first terminal receiving the first bias voltage VB1, a second terminal coupled to the first terminal of the first capacitor C1, and a control terminal receiving the switch signal SW. The second capacitor C2 is coupled between the ramp reference voltage Vx and the gate low voltage VGL.
The buffer stage 120 includes a fourth transistor T4 and a fifth transistor T5. The fourth transistor T4 has a gate for providing a ramp signal V SWEEP A first terminal receiving the gate low voltage VGL, a second terminal receiving the ramp reference voltage Vx. The fifth transistor T5 has a first terminal receiving the gate high voltage VGH, a second terminal coupled to the first terminal of the fourth transistor T4, and a control terminal receiving the second bias voltage VB2.
In the embodiment of the invention, the first transistor T1, the second transistor T2, the third transistor T3, the fourth transistor T4 and the fifth transistor T5 are each a P-type transistor. Also, the first transistor T1 may be operated in an off region as a low current source, and the fourth transistor T4 and the fifth transistor T5 may be operated in a saturation region as an on switch.
In the embodiment of the present invention, the aspect ratio of the first transistor T1 may be the same as that of the third transistor T3, but smaller than that of the second transistor T2. The aspect ratios of the fourth transistor T4 and the fifth transistor T5 may be the same and may be greater than that of the second transistor T2.
Fig. 2 is a schematic diagram of driving waveforms of a ramp generating circuit according to an embodiment of the invention. Referring to fig. 1 and 2, when the RESET signal RESET and the switch signal SW are switched from the high voltage level VH to the low voltage level VL, the second transistor T2 and the third transistor T3 are turned on, so that the first bias voltage VB1 is transmitted to the control terminal of the first transistor T1, and the first voltage V1 is transmitted to the second capacitor C2.
In order to make the first transistor T1 operate in the cut-off region (or sub-threshold region), the first bias voltage VB1 may be aboutThe first voltage V1 minus the threshold voltage of the first transistor T1 (i.e. VB1 ≈ V1- | V) TH1 | at this time, the source-drain voltage V of the first transistor T1 SG1 Is stored in the first capacitor C1. The ramp reference voltage Vx is charged by the first voltage V1 and rises to a first predetermined voltage VP1, wherein the first predetermined voltage VP1 is approximately equal to the first voltage V1.
Also, in order to operate the fifth transistor T5 in the saturation region, the second bias voltage VB2 may be greater than or equal to the ramp signal V SWEEP Is subtracted by the threshold voltage of the first transistor T5 (i.e. VB2 ≧ V) SWEEP -|V TH5 |) and the ramp signal V is generated when the fourth transistor T4 and the fifth transistor T5 operate in the saturation region SWEEP Is equal to the ramp reference voltage Vx plus the source-drain voltage V of the fourth transistor T4 SG4 (i.e., V) SWEEP ＝Vx+V SG4 )。
Since the fourth transistor T4 and the fifth transistor T5 are on the same current path, the current I4 flowing through the fourth transistor T4 is equal to the current I5 flowing through the fifth transistor T5. At this time, the current I4 flowing through the fourth transistor T4 is (1/2) u p C ox (W/L) 4 (V SWEEP -Vx-|V TH4 |) 2 And the current I5 flowing through the fifth transistor T5 is (1/2) u p C ox (W/L) 5 (VGH-VB2-|V TH5 |) 2 . In the aspect ratio (W/L) of the fourth transistor T4 4 Aspect ratio (W/L) with respect to the fifth transistor T5 5 Equal and the threshold voltage V of the fourth transistor T4 TH4 And the threshold voltage V of the fifth transistor T5 TH5 At equal time, ramp signal V SWEEP Is equal to the ramp reference voltage Vx plus the gate high voltage VGH minus the second bias voltage VB2 (i.e., V SWEEP And (= Vx + VGH-VB 2). In other words, the second predetermined level VP2 is equal to the first predetermined voltage VP1 plus the gate high voltage VGH minus the second bias voltage VB2, i.e. the ramp signal V SWEEP Is controlled by the second bias voltage VB2.
Before the RESET signal RESET is switched to the high voltage level VH, the ramp reference voltage Vx maintains the first preset voltage VP1 due to the charging effect of the first voltage V1, and the ramp signalV SWEEP Is maintained at the second preset level VP2. When the RESET signal RESET is switched from the low voltage level VL to the high voltage level VH, the ramp reference voltage Vx drops from the first preset level VP1 to the first stop level VT1 in response to the level switch of the RESET signal RESET, and the ramp signal V is switched from the first preset level VP1 to the first stop level VT1 SWEEP The level switch in response to the RESET signal RESET falls from the second preset level VP2 to the second stop level VT2.
In the embodiment of the present invention, the first stop level VT1 is approximately equal to the first voltage minus the falling time T multiplied by the current I1 flowing through the first transistor T1 divided by the capacitance of the second capacitor C2 EM The resulting value (i.e. VT1= V1- (I1/C2). T EM ). In other words, the ramp signal V SWEEP Is controlled by the first voltage V1 and the first bias voltage VB1.
In the present embodiment, the switch signal SW and the RESET signal RESET are different signals, for example, and the duration P2 of the switch signal SW at the low voltage level VL is less than the duration P1 of the RESET signal RESET at the low voltage level VL, but in other embodiments, the switch signal SW and the RESET signal RESET may be the same signal (i.e. the same signal), so that the number of traces in the circuit layout can be reduced, and the complexity of the circuit layout can be reduced.
In summary, in the ramp generating circuit of the embodiment of the invention, the ramp generating circuit is composed of the driving stage and the buffer with a simpler circuit structure, so that a digital-to-analog converter with high cost and complicated control is not required, and the overall hardware cost and the control complexity are reduced. In addition, the first transistor, the second transistor, the third transistor, the fourth transistor and the fifth transistor can all be P-type transistors, thereby simplifying the complexity of the process.
Although the present invention has been described with reference to the above embodiments, it should be understood that various changes and modifications can be made therein by those skilled in the art without departing from the spirit and scope of the invention.
Claims (7)
1. A ramp generating circuit comprising:
a driving stage for receiving a switching signal and a reset signal to provide a ramp reference voltage; and
a buffer stage for receiving the ramp reference voltage to provide a ramp signal in response to the ramp reference voltage,
wherein the ramp signal falls from a predetermined level to a stop level in response to the level switching of the reset signal,
wherein the driving stage comprises:
a first capacitor having a first terminal and a second terminal coupled to the ramp reference voltage;
a first transistor having a first terminal coupled to the second terminal of the first capacitor, a second terminal receiving a low gate voltage, and a control terminal coupled to the first terminal of the first capacitor;
a second transistor having a first terminal for receiving a first voltage, a second terminal coupled to the second terminal of the first capacitor, and a control terminal for receiving the reset signal;
a third transistor having a first terminal for receiving a first bias voltage, a second terminal coupled to the first terminal of the first capacitor, and a control terminal for receiving the switch signal; and
a second capacitor coupled between the ramp reference voltage and the gate low voltage,
and wherein the buffer stage comprises:
a fourth transistor having a first terminal for providing the ramp signal, a second terminal for receiving the gate low voltage, and a control terminal for receiving the ramp reference voltage; and
a fifth transistor having a first terminal receiving a gate high voltage, a second terminal coupled to the first terminal of the fourth transistor, and a control terminal receiving a second bias voltage.
2. The ramp generating circuit according to claim 1, wherein the first transistor is operated in an off region.
3. The ramp generating circuit according to claim 1, wherein the falling slope of the ramp signal is controlled by the first voltage and the first bias voltage.
4. The ramp wave generating circuit as claimed in claim 3, wherein the fourth transistor and the fifth transistor are operated in a saturation region.
5. The ramp wave generating circuit according to claim 3, wherein the first transistor, the second transistor, the third transistor, the fourth transistor and the fifth transistor are each a P-type transistor.
6. The ramp generating circuit according to claim 3, wherein the predetermined level of the ramp signal is controlled by the second bias voltage.
7. The ramp generating circuit as claimed in claim 1, wherein the switching signal and the reset signal are the same signal.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW109136962A TWI749825B (en) | 2020-10-23 | 2020-10-23 | Sweep generator circuit |
| TW109136962 | 2020-10-23 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112967672A CN112967672A (en) | 2021-06-15 |
| CN112967672B true CN112967672B (en) | 2022-12-06 |
Family
ID=76277604
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110270595.2A Active CN112967672B (en) | 2020-10-23 | 2021-03-12 | Ramp wave generating circuit |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN112967672B (en) |
| TW (1) | TWI749825B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI818761B (en) * | 2022-10-07 | 2023-10-11 | 友達光電股份有限公司 | Sweep voltage generator |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101452298A (en) * | 2007-12-03 | 2009-06-10 | 英业达股份有限公司 | Voltage regulator with oblique wave compensation |
| CN104009628A (en) * | 2013-02-22 | 2014-08-27 | 杰力科技股份有限公司 | Voltage converter |
| JP2014207569A (en) * | 2013-04-12 | 2014-10-30 | エーシーテクノロジーズ株式会社 | Ramp wave generation circuit |
| CN106300978A (en) * | 2015-05-13 | 2017-01-04 | 杰力科技股份有限公司 | Voltage converter |
| CN110246451A (en) * | 2018-03-08 | 2019-09-17 | 瑞鼎科技股份有限公司 | Display device and voltage correction method |
| US10454461B1 (en) * | 2018-05-23 | 2019-10-22 | Anpec Electronics Corporation | Frequency compensation circuit used in DC voltage converter |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100665970B1 (en) * | 2005-06-28 | 2007-01-10 | 한국과학기술원 | Automatic voltage forcing driving method and circuit for active matrix oled and data driving circuit using of it |
| US8294495B2 (en) * | 2005-07-01 | 2012-10-23 | Maxim Integrated Products, Inc. | Constant slope ramp circuits for sampled-data circuits |
| KR20160126523A (en) * | 2015-04-24 | 2016-11-02 | 에스케이하이닉스 주식회사 | Ramp Signal Generator, and CMOS Image Sensor Using That |
| JP2017068033A (en) * | 2015-09-30 | 2017-04-06 | ソニー株式会社 | Display element, method for driving display element, display device, and electronic apparatus |
-
2020
- 2020-10-23 TW TW109136962A patent/TWI749825B/en active
-
2021
- 2021-03-12 CN CN202110270595.2A patent/CN112967672B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101452298A (en) * | 2007-12-03 | 2009-06-10 | 英业达股份有限公司 | Voltage regulator with oblique wave compensation |
| CN104009628A (en) * | 2013-02-22 | 2014-08-27 | 杰力科技股份有限公司 | Voltage converter |
| JP2014207569A (en) * | 2013-04-12 | 2014-10-30 | エーシーテクノロジーズ株式会社 | Ramp wave generation circuit |
| CN106300978A (en) * | 2015-05-13 | 2017-01-04 | 杰力科技股份有限公司 | Voltage converter |
| CN110246451A (en) * | 2018-03-08 | 2019-09-17 | 瑞鼎科技股份有限公司 | Display device and voltage correction method |
| US10454461B1 (en) * | 2018-05-23 | 2019-10-22 | Anpec Electronics Corporation | Frequency compensation circuit used in DC voltage converter |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202218331A (en) | 2022-05-01 |
| TWI749825B (en) | 2021-12-11 |
| CN112967672A (en) | 2021-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| USRE48358E1 (en) | Emission control driver and organic light emitting display device having the same | |
| US11398179B2 (en) | Shift register unit, gate drive circuit and driving method thereof, and display device | |
| CN103474024B (en) | A kind of image element circuit and display | |
| US8791883B2 (en) | Organic EL display device and control method thereof | |
| US11763751B2 (en) | Gate driving circuit and display panel including the same | |
| US8824622B2 (en) | Buffer circuit and buffer circuit driving method | |
| CN109285504B (en) | Shifting register unit, driving method thereof and grid driving circuit | |
| KR20060041252A (en) | Oled display with ping pong current driving circuit and simultaneous scanning of lines | |
| CN113674678A (en) | Display device and driving method | |
| CN105609051B (en) | A kind of image element circuit, display panel and display device | |
| CN109166542B (en) | Shifting register unit, driving method, grid driving circuit and display device | |
| US11798482B2 (en) | Gate driver and organic light emitting display device including the same | |
| CN111754925A (en) | GOA circuit and display panel | |
| US20090027100A1 (en) | Level shifter and flat panel display using the same | |
| US11017872B2 (en) | Gate driving circuit, display device and driving method | |
| JP2009181612A (en) | Shift register circuit and liquid crystal display unit | |
| CN112967672B (en) | Ramp wave generating circuit | |
| KR20170076886A (en) | Organic light emitting diode display device and scan driver thereof | |
| WO2024124902A1 (en) | Pixel driving circuit and method, and display panel | |
| CN108230998B (en) | Emission control drive circuit, emission control driver, and organic light emitting display device | |
| KR20170080218A (en) | Driving method of organic light emitting diode display device | |
| CN113409874B (en) | Shift register, display panel and display device | |
| CN112017591A (en) | Emission control drive circuit and organic light emitting display device | |
| US6809670B2 (en) | Current-steering/reproducing digital-to-analog current converter | |
| CN221352360U (en) | Display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |