CN112953419A - Nonlinear cancellation power amplifier based on cascode structure - Google Patents

Nonlinear cancellation power amplifier based on cascode structure Download PDF

Info

Publication number
CN112953419A
CN112953419A CN202110239834.8A CN202110239834A CN112953419A CN 112953419 A CN112953419 A CN 112953419A CN 202110239834 A CN202110239834 A CN 202110239834A CN 112953419 A CN112953419 A CN 112953419A
Authority
CN
China
Prior art keywords
power amplifier
common
cascode
cascode structure
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110239834.8A
Other languages
Chinese (zh)
Inventor
康凯
黄占秋
吴韵秋
赵晨曦
刘辉华
余益明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN202110239834.8A priority Critical patent/CN112953419A/en
Publication of CN112953419A publication Critical patent/CN112953419A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

The invention belongs to the technical field of wireless communication, and provides a cascode-structure-based nonlinear cancellation power amplifier, which is used for solving the problems of poor linearity and poor return loss performance of an output end of the conventional cascode-structure-based power amplifier. The single-ended cascode structure circuit and the nonlinear cancellation circuit are formed, the common-gate tube M3 is added at the middle node of the single-ended cascode structure, the output resistance of the power amplifier is changed to be approximately equal to the optimal load resistance, and the output return loss performance of the device is greatly improved; meanwhile, the non-linear currents of the common-gate tube M3 and the common-source tube M1 in the common-source common-gate structure are mutually offset, so that the linearity of the power amplifier is improved; in addition, the common-gate transistor M3 does not introduce extra power consumption by itself, nor does it degrade the output power of the power amplifier. In conclusion, the nonlinear cancellation power amplifier provided by the invention has higher linearity and better output return loss performance.

Description

一种基于共源共栅结构的非线性抵消功率放大器A Nonlinear Cancelling Power Amplifier Based on Cascode Structure

技术领域technical field

本发明属于无线通信技术领域,涉及通信系统发射机中的功率放大器,具体提供一种基于共源共栅结构的非线性抵消功率放大器。The invention belongs to the technical field of wireless communication, relates to a power amplifier in a transmitter of a communication system, and specifically provides a nonlinear cancellation power amplifier based on a cascode structure.

背景技术Background technique

随着无线通信技术的迅速发展,人们对射频收发机提出了更高频率、更小尺寸、更低功耗、更高可靠性等一系列要求。作为射频收发机中的的核心模块,功率放大器(PA)的性能直接影响到信号发射的质量,其线性度和输出端的回波损耗是两个很关键的性能指标。共源共栅(cascode)结构作为功率放大器(PA)的一种常用结构,其电路图如图1所示。共源共栅结构具有高输出功率和高增益的优点,但同时也存在许多问题:第一,叠加在共源管上的共栅管会引入额外的非线性,恶化共源共栅的整体线性度,进而影响通信质量;第二,共源共栅结构的功率放大器输出电阻过大,与其输出端所接的最佳负载电阻的阻值相差大,因此具有较差的输出回波损耗;第三,共源共栅结构的内部节点存在阻抗失配,会降低整体的增益。With the rapid development of wireless communication technology, people have put forward a series of requirements for radio frequency transceivers, such as higher frequency, smaller size, lower power consumption, and higher reliability. As the core module in the RF transceiver, the performance of the power amplifier (PA) directly affects the quality of signal transmission, and its linearity and return loss at the output are two key performance indicators. A cascode structure is a common structure of a power amplifier (PA), and its circuit diagram is shown in Figure 1. The cascode structure has the advantages of high output power and high gain, but it also has many problems: First, the cascode transistor superimposed on the cascode will introduce additional nonlinearity, deteriorating the overall linearity of the cascode Second, the output resistance of the power amplifier of the cascode structure is too large, and the resistance value of the optimal load resistance connected to its output end is greatly different, so it has poor output return loss; third Third, the internal nodes of the cascode structure have impedance mismatches, which will reduce the overall gain.

针对上述问题,研究者改进了传统的共源共栅结构,一种改进方法为通过在共栅管和共源管相连接的地方添加一个并联到地的电感,可以使得该节点的寄生电容与电感形成并联谐振腔,避免了信号在此节点处的泄露,从而提升增益,如图2所示;另一种改进方法为通过在共栅管和共源管连接处插入一个串联电感,使共源管看到的负载阻抗从容性变成感性,实现了共栅管和共源管之间的匹配,最终使增益得以提升,如图3所示。In response to the above problems, the researchers improved the traditional cascode structure. An improved method is to add an inductance connected in parallel to the ground where the cascode transistor and the cascode transistor are connected, so that the parasitic capacitance of the node can be The inductor forms a parallel resonant cavity, which avoids the leakage of the signal at this node, thereby improving the gain, as shown in Figure 2; another improvement method is to insert a series inductor at the connection between the common gate tube and the common source tube, so that the common gate tube and the common source tube are connected. The load impedance seen by the source tube changes from capacitive to inductive, which achieves the matching between the common gate tube and the common source tube, and finally improves the gain, as shown in Figure 3.

然而,上述的两种改进方法均引入了电感,电感占用版图面积较大、且不利于布版,同时引入额外的损耗。另外,上述的改进型结构也仅仅提升了cascode结构功率放大器的增益,并没有解决cascode结构功率放大器存在的线性度和输出端回波损耗差的问题。功率放大器的线性度直接影响通信质量,线性度越低,传输的信号失真程度越大,通信质量也就越差;功率放大器的输出端回波损耗限制了其可靠性,回波损耗越大,功率放大器与负载之间的反射能量就越大,可靠性也越差。基于此,本发明提供一种新型的改进型cascode结构的功率放大器。However, the above two improvement methods both introduce inductance, which occupies a large layout area, is not conducive to layout, and introduces additional losses. In addition, the above-mentioned improved structure only improves the gain of the cascode structure power amplifier, and does not solve the problems of the linearity and poor return loss at the output end of the cascode structure power amplifier. The linearity of the power amplifier directly affects the communication quality. The lower the linearity, the greater the distortion of the transmitted signal and the worse the communication quality; the return loss at the output of the power amplifier limits its reliability, and the greater the return loss, The greater the reflected energy between the power amplifier and the load, the less reliable it is. Based on this, the present invention provides a new type of power amplifier with improved cascode structure.

发明内容SUMMARY OF THE INVENTION

本发明的目的在于针对上述传统及改进型共源共栅(cascode)结构功率放大器存在的诸多问题,提供一种新型的cascode结构功率放大器;本发明采用一种无电感的线性化cascode结构,无电感结构使得电路的面积大幅减小,线性化技术通过使用额外的共栅晶体管实现,有效改变了cascode的输出阻抗和内部非线性电流的流向,从而使得功率放大器能够实现更高的线性度与良好的输出端回波损耗。The purpose of the present invention is to provide a new type of cascode structure power amplifier in view of many problems existing in the above-mentioned traditional and improved cascode structure power amplifiers; the present invention adopts a linearized cascode structure without inductance, without The inductance structure greatly reduces the area of the circuit, and the linearization technology is realized by using an additional common gate transistor, which effectively changes the output impedance of the cascode and the flow of the internal nonlinear current, so that the power amplifier can achieve higher linearity and good return loss at the output.

为实现上述目的,本发明采用的技术方案为:To achieve the above object, the technical scheme adopted in the present invention is:

一种基于共源共栅结构的非线性抵消功率放大器,包括:单端共源共栅结构电路,所述单端共源共栅结构电路包括:共源管M1和共栅管M2;所述功率放大器还包括:非线性抵消电路,所述非线性抵消电路由共栅管M3、高频旁路电容C和隔离电阻R组成,其中,所述共栅管M3的源极与共源管M1的漏极相连、栅极经过隔离电阻R后接控制电压Vctrl、漏极接供电电压Vx,所述高频旁路电容C一端接共栅管M3的栅极、另一端接地。A nonlinear cancellation power amplifier based on a cascode structure, comprising: a single-ended cascode structure circuit, the single-ended cascode structure circuit comprising: a cascode transistor M1 and a cascode transistor M2; the The power amplifier further includes: a nonlinear cancellation circuit, which is composed of a common gate transistor M3, a high-frequency bypass capacitor C and an isolation resistor R, wherein the source of the common gate transistor M3 and the common source transistor M1 are connected. The drain is connected, the gate is connected to the control voltage V ctrl after the isolation resistor R, the drain is connected to the supply voltage V x , one end of the high-frequency bypass capacitor C is connected to the gate of the common gate transistor M3, and the other end is grounded.

进一步的,所述单端共源共栅结构中,所述共源管M1的源极接地、漏极与共栅管M2的源极相连,电源电压VDD通过扼流电感连接共栅管M2的漏极,输入信号从共源管M1的栅极输入、经共源管M1和共栅管M2放大后从共栅管M2的漏极输出。Further, in the single-ended cascode structure, the source of the cascode transistor M1 is grounded, the drain is connected to the source of the cascode transistor M2, and the power supply voltage VDD is connected to the drain of the cascode transistor M2 through a choke inductor. The input signal is input from the gate of the common source transistor M1, amplified by the common source transistor M1 and the common gate transistor M2, and then output from the drain of the common gate transistor M2.

本发明的有益效果在于:The beneficial effects of the present invention are:

本发明提供一种基于共源共栅结构的非线性抵消功率放大器,由单端共源共栅结构电路与非线性抵消电路构成,通过在单端共源共栅结构的中间节点(共源管和共栅管的连接点)添加共栅管M3(非线性抵消电路),改变功率放大器的输出电阻,使之与与最佳负载电阻近乎相等,进而大幅提升功率放大器的输出回波损耗性能;同时,共栅管M3的非线性电流与共源共栅(cascode)结构中共源管(M1)的非线性电流极性相反,能够起到相互抵消的效果,进而显著提高功率放大器的线性度;另外,由于共栅管M3并无电流流过,即其本身不会引入额外的功耗,也不会恶化功率放大器的输出功率,并且,非线性抵消电路中无电感结构,使得电路的版图面积大幅减小;The present invention provides a nonlinear cancellation power amplifier based on a cascode structure, which is composed of a single-ended cascode structure circuit and a nonlinear cancellation circuit. The connection point with the common gate tube) adds the common gate tube M3 (non-linear cancellation circuit) to change the output resistance of the power amplifier to make it almost equal to the optimal load resistance, thereby greatly improving the output return loss performance of the power amplifier; At the same time, the non-linear current of the cascode transistor M3 is opposite to the non-linear current of the cascode structure (M1), which can cancel each other out, thereby significantly improving the linearity of the power amplifier; , since no current flows through the common gate transistor M3, that is, it will not introduce additional power consumption itself, nor will it deteriorate the output power of the power amplifier, and there is no inductive structure in the nonlinear cancellation circuit, so that the layout area of the circuit is large. reduce;

综上所述,相较于传统基于共源共栅(cascode)结构的功率放大器,本发明提供的基于共源共栅结构的非线性抵消功率放大器具有更高的线性度和更优的输出回波损耗性能。To sum up, compared with the traditional power amplifier based on the cascode structure, the nonlinear cancellation power amplifier based on the cascode structure provided by the present invention has higher linearity and better output return. wave loss performance.

附图说明Description of drawings

图1为传统基于共源共栅(cascode)结构的功率放大器的电路示意图。FIG. 1 is a schematic circuit diagram of a conventional power amplifier based on a cascode structure.

图2为中间结点并联电感的基于共源共栅(cascode)结构的功率放大器的电路示意图。FIG. 2 is a schematic circuit diagram of a power amplifier based on a cascode structure with an inductor in parallel at an intermediate node.

图3为中间结点串联电感的基于共源共栅(cascode)结构的功率放大器的电路示意图。FIG. 3 is a schematic circuit diagram of a power amplifier based on a cascode structure with a series inductor at an intermediate node.

图4为本发明中基于共源共栅结构的非线性抵消功率放大器的电路示意图。FIG. 4 is a schematic circuit diagram of a nonlinear cancellation power amplifier based on a cascode structure in the present invention.

图5为本发明中基于共源共栅结构的非线性抵消功率放大器的非线性电流的流向示意图。FIG. 5 is a schematic diagram of the flow of nonlinear current of the nonlinear cancellation power amplifier based on the cascode structure in the present invention.

图6为本发明实施例中基于共源共栅结构的非线性抵消功率放大器与传统共源共栅结构功率放大器的输出回波损耗比较图。FIG. 6 is a comparison diagram of the output return loss of the nonlinear cancellation power amplifier based on the cascode structure and the power amplifier of the traditional cascode structure according to the embodiment of the present invention.

图7为本发明实施例中基于共源共栅结构的非线性抵消功率放大器与传统共源共栅结构功率放大器的IMD3比较图。FIG. 7 is a comparison diagram of IMD3 between a non-linear cancellation power amplifier based on a cascode structure and a power amplifier with a traditional cascode structure according to an embodiment of the present invention.

具体实施方式Detailed ways

下面结合附图和实施例对本发明做进一步详细说明。The present invention will be described in further detail below with reference to the accompanying drawings and embodiments.

本实施例提供一种基于共源共栅结构的非线性抵消功率放大器,其电路结构如图4所示,通过线性化技术,不仅有效提升了传统cascode结构的线性度,而且大幅改善了传统cascode结构的回波损耗,进而显著提升cascode功率放大器的可靠性。This embodiment provides a non-linear cancellation power amplifier based on a cascode structure, the circuit structure of which is shown in Figure 4, and the linearization technology not only effectively improves the linearity of the traditional cascode structure, but also greatly improves the traditional cascode structure. The return loss of the structure, thereby significantly improving the reliability of the cascode power amplifier.

本发明主要由两部分组成,第一部分为传统的单端cascode结构,包括:共源管M1和共栅管M2,其中,M1管的源极接地、其漏极与M2管的源极相连,电源电压VDD通过扼流电感给M2的漏极供电,信号从M1管的栅极输入,经M1和M2放大后从M2的漏极输出;第二部分为由共栅管M3、高频旁路电容C和隔离电阻R组成的非线性抵消电路,其中,M3管的源极与M1管的漏极相连,M3管的栅极经过隔离电阻R后接到控制电压Vctrl上,M3管的漏极接供电电压Vx,高频旁路电容C一端接M3管的栅极、另一端接地;具体电路图如图4所示,共源管M1、共栅管M2与共栅管M3均采用NMOS晶体管。The present invention is mainly composed of two parts, the first part is a traditional single-ended cascode structure, including: a common source tube M1 and a common gate tube M2, wherein the source of the M1 tube is grounded, and its drain is connected to the source of the M2 tube, The power supply voltage VDD supplies power to the drain of M2 through the choke inductor, the signal is input from the gate of M1 tube, and is amplified by M1 and M2 and then output from the drain of M2; the second part is the common gate tube M3, high-frequency bypass A nonlinear cancellation circuit composed of capacitor C and isolation resistor R, in which the source of M3 tube is connected to the drain of M1 tube, the gate of M3 tube is connected to the control voltage V ctrl after isolation resistor R, and the drain of M3 tube is connected to the control voltage V ctrl. The pole is connected to the power supply voltage V x , one end of the high-frequency bypass capacitor C is connected to the gate of the M3 tube, and the other end is grounded; the specific circuit diagram is shown in Figure 4, the common source tube M1, the common gate tube M2 and the common gate tube M3 all use NMOS transistors .

本发明的工作原理在于:The working principle of the present invention is:

1、针对功率放大器输出端的回波损耗的改善;1. Improvement of the return loss at the output of the power amplifier;

由于采用了非线性抵消电路,功率放大器的输出电阻从传统结构的gm2·rO1·rO2减小到了gm2·(rO1//r3)·rO2,其中,gm2为M2的跨导、rO1为M1的输出电阻、rO2为M2的输出电阻、r3为M3的漏源电阻;而cascode结构PA的最佳负载电阻等于VDD/(2IDC),其中,VDD为电源电压、IDC为共源管M1的漏极静态电流。对一般的CMOS工艺而言,VDD/(2IDC)的值大约为几十欧姆,gm2·rO1·rO2的值在几百到几千欧姆之间,gm2·(rO1//r3)·rO2的值在几十到几百欧姆之间;要实现功率放大器(PA)的最大功率,PA输出端必须接最佳负载电阻,而输出端的回波损耗由输出电阻和负载电阻的值决定,二者越接近那么回波损耗就越好。Due to the non-linear cancellation circuit, the output resistance of the power amplifier is reduced from g m2 · r O1 · r O2 in the traditional structure to g m2 · (r O1 //r 3 ) · r O2 , where g m2 is the value of M2 Transconductance, r O1 is the output resistance of M1, r O2 is the output resistance of M2, r 3 is the drain-source resistance of M3; and the optimal load resistance of the cascode structure PA is equal to VDD/(2I DC ), where VDD is the power supply The voltage and I DC are the drain quiescent current of the common source transistor M1. For a general CMOS process, the value of VDD/(2I DC ) is about several tens of ohms, the value of g m2 ·r O1 ·r O2 is between several hundred and several thousand ohms, g m2 ·(r O1 // r 3 ) The value of r O2 is between tens to hundreds of ohms; to achieve the maximum power of the power amplifier (PA), the PA output must be connected to the optimal load resistance, and the return loss of the output is determined by the output resistance and the load. The value of the resistor determines, the closer the two are, the better the return loss.

由此可见,在传统基于cascode结构的功率放大器中,最佳负载电阻VDD/(2IDC)与输出电阻gm2·rO1·rO2存在数量级上的差距;而在本发明中,最佳负载电阻VDD/(2IDC)与输出电阻gm2·(rO1//r3)·rO2大为接近,而且通过调节M3的尺寸和Vctrl,可以进一步改变r3,从而使得输出电阻与最佳负载电阻近乎相等;因此,本发明相比于传统的cascode结构具有更好的回波损耗。另外,由于M3的源级和漏极之间不存在电压差,不会有电流流过这个晶体管,因此它本身不会引入额外的功耗,也不会恶化PA的输出功率。It can be seen that in the traditional power amplifier based on the cascode structure, there is an order of magnitude difference between the optimal load resistance VDD/(2I DC ) and the output resistance g m2 · r O1 · r O2 ; and in the present invention, the optimal load resistance The resistance VDD/(2I DC ) is very close to the output resistance g m2 · (r O1 //r 3 ) · r O2 , and by adjusting the size of M3 and V ctrl , r 3 can be further changed, so that the output resistance and the most The optimal load resistances are nearly equal; therefore, the present invention has better return loss than the traditional cascode structure. In addition, since there is no voltage difference between the source and drain of M3, no current will flow through this transistor, so it will not introduce additional power consumption by itself, nor will it deteriorate the output power of the PA.

2、针对功率放大器线性度的改善;2. For the improvement of the linearity of the power amplifier;

本实施例中,基于共源共栅结构的非线性抵消功率放大器的非线性电流的流向如图5所示;流过M1的三阶非线性电流幅度为:

Figure BDA0002961754750000041
其中,g3为M1管的三阶跨导、A为输入电压的幅度,流过M3的三阶非线性电流幅度为:
Figure BDA0002961754750000042
其中,
Figure BDA0002961754750000043
是M3管的三阶跨导,
Figure BDA0002961754750000044
为X点的电压幅度。通过调节M1和M3的尺寸,可以使得流过二者的三阶非线性电流的幅度相等,从而使得流过M2的三阶非线性电流为0,也就没有非线性电流会输出到负载;因此,本发明相较于传统的cascode结构提升了线性度。In this embodiment, the flow direction of the nonlinear current of the nonlinear cancellation power amplifier based on the cascode structure is shown in FIG. 5 ; the magnitude of the third-order nonlinear current flowing through M1 is:
Figure BDA0002961754750000041
Among them, g 3 is the third-order transconductance of the M1 tube, A is the amplitude of the input voltage, and the third-order nonlinear current amplitude flowing through M3 is:
Figure BDA0002961754750000042
in,
Figure BDA0002961754750000043
is the third-order transconductance of the M3 tube,
Figure BDA0002961754750000044
is the voltage amplitude at point X. By adjusting the size of M1 and M3, the amplitude of the third-order nonlinear current flowing through them can be made equal, so that the third-order nonlinear current flowing through M2 is 0, and no nonlinear current will be output to the load; therefore , compared with the traditional cascode structure, the present invention improves the linearity.

综上所述,本发明通过采用非线性抵消技术,相较于传统cascode结构的功率放大器,其输出端回波损耗和线性度都得到了显著提升;在保持主体电路参数相同的条件下,对本实施例中基于共源共栅结构的非线性抵消功率放大器与传统cascode结构功率放大器(图1)进行仿真测试,测试结果分别如图6、图7所示。如图6所示,相较于传统cascode结构功率放大器,本实施例提供的功率放大器的输出端回波损耗(S22)在整个工作频段均提升6~8dB;如图7所示,相较于传统cascode结构功率放大器,本实施例提供的功率放大器的IMD3最多提高了20dB;由此可见,本发明相较于传统cascode结构功率放大器,具有更好的输出端回波损耗特性和更高的线性度。To sum up, the present invention adopts the nonlinear cancellation technology, compared with the power amplifier of the traditional cascode structure, the return loss and linearity of the output end have been significantly improved; under the condition that the main circuit parameters are kept the same, the In the embodiment, the nonlinear cancellation power amplifier based on the cascode structure and the traditional cascode structure power amplifier (FIG. 1) are simulated and tested, and the test results are shown in FIG. 6 and FIG. 7, respectively. As shown in FIG. 6 , compared with the traditional cascode structure power amplifier, the return loss ( S22 ) of the output end of the power amplifier provided in this embodiment is increased by 6-8 dB in the entire operating frequency band; as shown in FIG. 7 , compared with For the traditional cascode structure power amplifier, the IMD3 of the power amplifier provided in this embodiment is increased by at most 20dB; it can be seen that, compared with the traditional cascode structure power amplifier, the present invention has better output return loss characteristics and higher linearity Spend.

以上所述,仅为本发明的具体实施方式,本说明书中所公开的任一特征,除非特别叙述,均可被其他等效或具有类似目的的替代特征加以替换;所公开的所有特征、或所有方法或过程中的步骤,除了互相排斥的特征和/或步骤以外,均可以任何方式组合。The above descriptions are only specific embodiments of the present invention, and any feature disclosed in this specification, unless otherwise stated, can be replaced by other equivalent or alternative features with similar purposes; all the disclosed features, or All steps in a method or process, except mutually exclusive features and/or steps, may be combined in any way.

Claims (2)

1.一种基于共源共栅结构的非线性抵消功率放大器,包括:单端共源共栅结构电路,所述单端共源共栅结构电路包括:共源管M1和共栅管M2;所述功率放大器还包括:非线性抵消电路,所述非线性抵消电路由共栅管M3、高频旁路电容C和隔离电阻R组成,其中,所述共栅管M3的源极与共源管M1的漏极相连、栅极经过隔离电阻R后接控制电压Vctrl、漏极接供电电压Vx,所述高频旁路电容C一端接共栅管M3的栅极、另一端接地。1. A nonlinear cancellation power amplifier based on a cascode structure, comprising: a single-ended cascode structure circuit, the single-ended cascode structure circuit comprising: a cascode transistor M1 and a cascode transistor M2; The power amplifier further includes: a nonlinear cancellation circuit, which is composed of a common gate transistor M3, a high-frequency bypass capacitor C and an isolation resistor R, wherein the source of the common gate transistor M3 and the common source transistor The drain of M1 is connected, the gate is connected to the control voltage V ctrl after the isolation resistor R, and the drain is connected to the supply voltage V x . One end of the high-frequency bypass capacitor C is connected to the gate of the common gate transistor M3 and the other end is grounded. 2.按权利要求1所述基于共源共栅结构的非线性抵消功率放大器,其特征在于,所述单端共源共栅结构中,所述共源管M1的源极接地、漏极与共栅管M2的源极相连,电源电压VDD通过扼流电感连接共栅管M2的漏极,输入信号从共源管M1的栅极输入、经共源管M1和共栅管M2放大后从共栅管M2的漏极输出。2. The nonlinear cancellation power amplifier based on the cascode structure according to claim 1, characterized in that, in the single-ended cascode structure, the source of the cascode M1 is grounded, and the drain and the common source are grounded. The source of the gate transistor M2 is connected, the power supply voltage VDD is connected to the drain of the common gate transistor M2 through the choke inductance, the input signal is input from the gate of the common source transistor M1, amplified by the common source transistor M1 and the common gate transistor M2, The drain output of gate transistor M2.
CN202110239834.8A 2021-03-04 2021-03-04 Nonlinear cancellation power amplifier based on cascode structure Pending CN112953419A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110239834.8A CN112953419A (en) 2021-03-04 2021-03-04 Nonlinear cancellation power amplifier based on cascode structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110239834.8A CN112953419A (en) 2021-03-04 2021-03-04 Nonlinear cancellation power amplifier based on cascode structure

Publications (1)

Publication Number Publication Date
CN112953419A true CN112953419A (en) 2021-06-11

Family

ID=76247563

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110239834.8A Pending CN112953419A (en) 2021-03-04 2021-03-04 Nonlinear cancellation power amplifier based on cascode structure

Country Status (1)

Country Link
CN (1) CN112953419A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113346847A (en) * 2021-06-17 2021-09-03 西安电子科技大学重庆集成电路创新研究院 High linearity variable gain amplifier
CN116436420A (en) * 2023-06-15 2023-07-14 苏州悉芯射频微电子有限公司 High-performance low-noise amplifier

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102394572A (en) * 2011-10-14 2012-03-28 苏州中科半导体集成技术研发中心有限公司 High-linearity low noise amplifier and design method thereof
US20130257545A1 (en) * 2012-03-29 2013-10-03 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Power amplifier including variable capacitor circuit
CN103618505A (en) * 2013-12-18 2014-03-05 上海艾为电子技术有限公司 Amplifier circuit
CN104579184A (en) * 2015-02-11 2015-04-29 中国科学技术大学 High-linearity broadband barron low-noise amplifier
CN106230392A (en) * 2016-07-18 2016-12-14 东南大学 A kind of bias node adaptive High Linear envelope tracking power amplifier
EP3142250A1 (en) * 2015-09-11 2017-03-15 Catena Holding bv Amplifier linearization
US20180123523A1 (en) * 2016-10-27 2018-05-03 Qualcomm Incorporated Low gain linearization for high signal-to-noise ratio
CN111030614A (en) * 2019-12-11 2020-04-17 电子科技大学 A Transconductance Enhanced Millimeter Wave Low Noise Amplifier
CN111884605A (en) * 2020-08-10 2020-11-03 上海川土微电子有限公司 Differential operational amplifier

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102394572A (en) * 2011-10-14 2012-03-28 苏州中科半导体集成技术研发中心有限公司 High-linearity low noise amplifier and design method thereof
US20130257545A1 (en) * 2012-03-29 2013-10-03 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Power amplifier including variable capacitor circuit
CN103618505A (en) * 2013-12-18 2014-03-05 上海艾为电子技术有限公司 Amplifier circuit
CN104579184A (en) * 2015-02-11 2015-04-29 中国科学技术大学 High-linearity broadband barron low-noise amplifier
EP3142250A1 (en) * 2015-09-11 2017-03-15 Catena Holding bv Amplifier linearization
CN106230392A (en) * 2016-07-18 2016-12-14 东南大学 A kind of bias node adaptive High Linear envelope tracking power amplifier
US20180123523A1 (en) * 2016-10-27 2018-05-03 Qualcomm Incorporated Low gain linearization for high signal-to-noise ratio
CN111030614A (en) * 2019-12-11 2020-04-17 电子科技大学 A Transconductance Enhanced Millimeter Wave Low Noise Amplifier
CN111884605A (en) * 2020-08-10 2020-11-03 上海川土微电子有限公司 Differential operational amplifier

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113346847A (en) * 2021-06-17 2021-09-03 西安电子科技大学重庆集成电路创新研究院 High linearity variable gain amplifier
CN116436420A (en) * 2023-06-15 2023-07-14 苏州悉芯射频微电子有限公司 High-performance low-noise amplifier
CN116436420B (en) * 2023-06-15 2023-08-22 苏州悉芯射频微电子有限公司 High-performance low-noise amplifier

Similar Documents

Publication Publication Date Title
CN102394571B (en) In-chip integrated low noise amplifier
CN108336978B (en) A Cascaded Distributed Low Noise Amplifier
CN100481714C (en) Amplifier circuit having improved linearity and frequency band using a MGTR
CN105305981B (en) One kind linearisation wideband low noise amplifier
CN110729974A (en) Ultra-wideband high-gain low-noise amplifier
CN102983817B (en) High-gain wideband low-noise amplifier
CN105680802B (en) A kind of low-power consumption single-chip integration wideband low noise amplifier
CN112953419A (en) Nonlinear cancellation power amplifier based on cascode structure
CN111478671B (en) A Novel Low Noise Amplifier Applied in Sub-GHz Frequency Band
CN115664349B (en) Active differential low-noise amplification circuit and radio frequency receiving front-end system
CN111211745B (en) Novel millimeter wave broadband high-gain power amplifier
CN110034738A (en) A kind of ultra-wideband low-noise amplifier based on modified impedance matching network
CN107241074A (en) A kind of Low-voltage Low-power high-gain narrow-band low-noise amplifier
KR101590605B1 (en) Linear power amplifier for wireless transmitter
CN111884605B (en) Differential operational amplifier
CN110995183B (en) Self-adaptive linearization heterojunction bipolar transistor power amplifier
CN118017942A (en) A Current Multiplexing Coupled-Source Degenerate Inductor Low-Noise Amplifier
CN116865690A (en) Ultra-wideband, low-power, compact low-noise amplifier based on asymmetric transformer
WO2024099059A1 (en) Passive circuit in bypass mode of radio frequency receiving module, and radio frequency receiving module
CN117375544A (en) Ultra-wideband distributed low-noise amplifier with triple cascade structure
CN110677128A (en) An E-band Mixer Used in Automotive Collision Avoidance Radar
CN117060868A (en) W-band low additional phase shift variable gain amplifier
CN106936399B (en) A kind of consumption high gain high linearity broadband low-noise amplifier
CN211046877U (en) High-power cascode broadband amplifier
CN110212870B (en) Integrated circuit of current multiplexing type gm-boost low noise amplifier

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20210611