CN112669747B - Display processing method, display processing device and display panel - Google Patents
Display processing method, display processing device and display panel Download PDFInfo
- Publication number
- CN112669747B CN112669747B CN202011472161.2A CN202011472161A CN112669747B CN 112669747 B CN112669747 B CN 112669747B CN 202011472161 A CN202011472161 A CN 202011472161A CN 112669747 B CN112669747 B CN 112669747B
- Authority
- CN
- China
- Prior art keywords
- pixels
- data signals
- logic result
- next row
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
Abstract
The invention provides a display processing method, a display processing device and a display panel, wherein the display processing method comprises the following steps: acquiring data signals of a current line of pixels and a next line of pixels of a current frame image; and judging whether to carry out voltage swing and voltage boost processing on the data signals of the pixels in the next row or not according to the data signals of the pixels in the current row and the pixels in the next row. According to the display processing method provided by the embodiment of the invention, whether the pressure swing and boost processing is carried out or not is judged according to the data signals of the adjacent rows of pixels, so that the pressure swing and boost processing is started only under the condition that the data signals of the adjacent rows of pixels are greatly changed, the power consumption of the display panel can be effectively reduced, and the method can be applied to the display panels with different pixel structures, reuses most of the existing circuits and reduces the chip area.
Description
Technical Field
The invention relates to the technical field of display, in particular to a display processing method, a display processing device and a display panel.
Background
At present, in order to increase the driving capability and make the pixel reach the corresponding voltage value quickly, a Slew boost technique (Slew boost) is usually adopted, however, in the current Slew boost technique, even under the condition that the voltage Slew Rate (Slew Rate) has small fluctuation, the Slew boost function is still started, which results in the increase of the operation power consumption.
Disclosure of Invention
In view of the above, the present invention provides a display processing method, a display processing apparatus, and a display panel, which can solve the problem of excessive power consumption caused by the unlimited activation of the pressure swing boosting function in the prior art.
In order to solve the technical problems, the invention adopts the following technical scheme:
in a first aspect, an embodiment of the present invention provides a display processing method, including:
acquiring data signals of a current line pixel and a next line pixel of a current frame image;
and judging whether to carry out voltage swing and voltage boost processing on the data signals of the pixels in the next row or not according to the data signals of the pixels in the current row and the pixels in the next row.
Optionally, the step of determining whether to perform a swing and boost process on the data signals of the pixels in the next row according to the data signals of the pixels in the current row and the pixels in the next row includes:
extracting the most significant bits of data signals corresponding to two sub-pixels of each data channel in the current row of pixels and the next row of pixels;
and judging whether to carry out the voltage swing and voltage boost processing on the data signals of the pixels in the next row or not according to the most significant bits of the data signals of the two sub-pixels corresponding to the same data channel in the pixels in the current row and the pixels in the next row.
Optionally, the step of determining whether to perform the swing and boost processing on the data signals of the pixels in the next row according to the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the pixels in the current row and the pixels in the next row includes:
carrying out XOR operation on the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the current row of pixels and the next row of pixels to obtain the XOR operation result of each data channel;
respectively carrying out AND operation and OR operation on the XOR operation results of every at least two continuous data channels to obtain a plurality of AND operation results and OR operation results;
performing an and operation on the plurality of and operation results to obtain a first logic result, and performing an and operation on the plurality of or operation results to obtain a second logic result;
and judging whether to carry out voltage swing and voltage boost processing on the data signals of the next row of pixels according to the first logic result and the second logic result.
Optionally, the step of determining whether to perform the slew and boost processing on the data signal of the next row of pixels according to the first logic result and the second logic result includes:
under the condition that the first logic result and the second logic result are both 0, performing no voltage swing and voltage boost processing on the data signals of the pixels in the next row;
and under the condition that the first logic result is 1, the second logic result is 0 or both the first logic result and the second logic result are 1, carrying out voltage swing and voltage boosting processing on the data signals of the pixels in the next row.
In a second aspect, an embodiment of the present invention further provides a display processing apparatus, including:
the acquisition module is used for acquiring data signals of a current line of pixels and a next line of pixels of a current frame image;
and the judging module is used for judging whether to carry out pressure swing and pressure boost processing on the data signals of the pixels in the next row or not according to the data signals of the pixels in the current row and the pixels in the next row.
Optionally, the determining module includes:
the extraction unit is used for extracting the most significant bits of the data signals corresponding to the two sub-pixels of each data channel in the current row of pixels and the next row of pixels;
and the judging unit is used for judging whether to carry out the swing and boost processing on the data signals of the pixels in the next row according to the most significant bits of the data signals of the two sub-pixels corresponding to the same data channel in the pixels in the current row and the pixels in the next row.
Optionally, the determining unit includes:
the first operation subunit is used for carrying out XOR operation on the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the current row of pixels and the next row of pixels to obtain the XOR operation result of each data channel;
the second operation subunit is used for respectively carrying out AND operation and OR operation on the XOR operation results of at least two continuous data channels to obtain a plurality of AND operation results and OR operation results;
the third operation subunit is used for performing AND operation on the plurality of AND operation results to obtain a first logic result, and performing AND operation on the plurality of OR operation results to obtain a second logic result;
and the judging subunit is used for judging whether to carry out pressure swing and pressure boost processing on the data signals of the next row of pixels according to the first logic result and the second logic result.
Optionally, the judging subunit includes:
the first micro unit is used for not carrying out voltage swing and voltage boost processing on the data signals of the pixels in the next row under the condition that the first logic result and the second logic result are both 0;
and the second micro unit is used for performing voltage swing and voltage boosting processing on the data signals of the pixels in the next row under the condition that the first logic result is 1, the second logic result is 0 or both the first logic result and the second logic result are 1.
In a third aspect, an embodiment of the present invention provides a chip, where the chip includes a processor and a communication interface, where the communication interface is coupled to the processor, and the processor is configured to execute a program or an instruction to implement the display processing method according to the first aspect.
In a fourth aspect, an embodiment of the present invention provides a display panel, including the display processing apparatus according to the second aspect.
The technical scheme of the invention has the following beneficial effects:
according to the display processing method provided by the embodiment of the invention, whether the pressure swing and boost processing is carried out or not is judged according to the data signals of the adjacent rows of pixels, so that the pressure swing and boost processing is started only under the condition that the data signals of the adjacent rows of pixels are greatly changed, the power consumption of the display panel can be effectively reduced, and the method can be applied to the display panels with different pixel structures, reuses most of the existing circuits and reduces the chip area.
Drawings
Fig. 1 is a schematic diagram of a single-gate RGB pixel structure according to an embodiment of the present invention;
fig. 2 is a schematic diagram of a single-gate RGBW pixel structure according to an embodiment of the present invention;
fig. 3 is a schematic diagram of a dual-gate RGB pixel structure according to an embodiment of the invention;
fig. 4 is a schematic diagram of a dual gate RGBW pixel structure according to an embodiment of the invention;
FIG. 5 is one of the output voltage waveforms of a single gate type RGB pixel structure;
FIG. 6 shows a second output voltage waveform of the single gate RGB pixel structure;
FIG. 7 shows a third output voltage waveform of a single gate type RGB pixel structure;
FIG. 8 shows four output voltage waveforms for a single gate RGB pixel structure;
FIG. 9 shows a fifth output voltage waveform of a single gate type RGB pixel structure;
FIG. 10 shows six output voltage waveforms for a single gate RGB pixel structure;
fig. 11 is a schematic flowchart of a display processing method according to an embodiment of the present invention;
FIG. 12 is a schematic diagram of a detection circuit according to an embodiment of the present invention;
FIG. 13 is a diagram illustrating the classification of the first logical result and the second logical result according to an embodiment of the present invention;
FIG. 14 is a schematic diagram showing the temperature of the display driver IC before and after the charge sharing method according to the embodiment of the present invention;
fig. 15 is a schematic structural diagram of a display processing apparatus according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the drawings of the embodiments of the present invention. It is to be understood that the embodiments described are only a few embodiments of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the described embodiments of the invention, are within the scope of the invention.
Referring to fig. 1 to 4, fig. 1 is a schematic diagram of a single-gate RGB pixel structure according to an embodiment of the present invention, fig. 2 is a schematic diagram of a single-gate RGBW pixel structure according to an embodiment of the present invention, fig. 3 is a schematic diagram of a dual-gate RGB pixel structure according to an embodiment of the present invention, and fig. 4 is a schematic diagram of a dual-gate RGBW pixel structure according to an embodiment of the present invention. As shown in fig. 1-4, currently, the pixel arrangement structures in the display panel include a single-gate RGB pixel arrangement structure, a single-gate RGBW pixel arrangement structure, a double-gate RGB pixel arrangement structure, a double-gate RGBW pixel arrangement structure, and the like, in the prior art, when the display panel with different pixel arrangement structures displays, under the condition that the display image is detected without an additional timing control chip (TCON), even if the display output signal has a small fluctuation, the display panel still starts a slew boost function (so-called slew boost, i.e. slew boost, or slew rate boost, which can reduce the time required for voltage conversion), which undoubtedly increases the operating power consumption, and if the detection is performed by the additional timing control chip, it means that the difficulty of circuit/chip design is increased, and at the same time, the area of the chip is increased, and the power consumption is correspondingly increased. Therefore, how to select a proper time point for starting the pressure swing and boost functions by judging the displayed frame image data without the assistance of an additional time sequence control chip becomes a problem to be solved urgently at present, and the solution can be applied to display panels with different pixel arrangement structures, so that the chip design difficulty is finally reduced, the operation power consumption is reduced, and the application scene is enlarged.
Referring to fig. 5-10, fig. 5 shows one of the output voltage waveforms of the single-gate RGB pixel structure, fig. 6 shows the second output voltage waveform of the single-gate RGB pixel structure, fig. 7 shows the third output voltage waveform of the single-gate RGB pixel structure, fig. 8 shows the fourth output voltage waveform of the single-gate RGB pixel structure, fig. 9 shows the fifth output voltage waveform of the single-gate RGB pixel structure, and fig. 10 shows the sixth output voltage waveform of the single-gate RGB pixel structure. As shown in fig. 5-7, CH1 to CH6 correspond to six data channels (i.e., six data lines) of the single gate type RGB pixel structure, the polarities of the driving data signals in CH1 and CH4 are opposite in fig. 5, the polarities of the data signals corresponding to the red subpixels of the first and fourth columns are changed, the polarities of the driving data signals in CH3 and CH6 are opposite in fig. 6, the polarities of the data signals corresponding to the blue subpixels of the third and sixth columns are changed, the polarities of the driving data signals in CH1 and CH4 are opposite in fig. 7, the polarities of the data signals corresponding to the red subpixels of the first and fourth columns are changed, the polarities of the driving data signals in CH3 and CH6 are opposite, in fig. 8, the polarities of the driving data signals in the data channels corresponding to the odd-column sub-pixels and the even-column sub-pixels are opposite, the polarities of the driving data signals in the data channels corresponding to the odd-column sub-pixels and the even-column sub-pixels are the same in fig. 9, the polarities of the driving data signals in the data channels corresponding to the odd-column sub-pixels and the even-column sub-pixels are the same in fig. 10, and the polarities of the driving data signals in the data channels corresponding to the odd-column sub-pixels and the even-column sub-pixels are not changed in fig. 10. As can be known from the above diagrams, the voltage waveform output to the display panel can reflect the polarity change rule of the driving data signal in the data channel corresponding to each of the different sub-pixels, the numerical value change condition of the driving data signal in the same data channel, and the like, so that a proper time point for starting the voltage swing boosting processing function can be selected according to the polarity change rule, the numerical value change condition, and the like, thereby saving the power loss of the display panel.
Therefore, please refer to fig. 11, which is a flowchart illustrating a display processing method according to an embodiment of the present invention. As shown in fig. 11, the display processing method in the embodiment of the present invention may specifically include:
step 111: and acquiring data signals of a current row of pixels and a next row of pixels of the current frame image.
Fig. 12 is a schematic diagram of a detection circuit according to an embodiment of the invention. As shown in fig. 12, the data signal output from the first latch is output to the second latch, and the data signal output from the second latch is converted into a level signal having polarity after passing through a level shift circuit (L/S) and an amplifier, and is output to a corresponding data channel. Thus, it can be considered that the data signal output by the second latch corresponds to the data signal of the current row of pixels, and the data signal output by the first latch corresponds to the data signal of the next row of pixels, so that the data signals of the current row of pixels and the next row of pixels of the current frame image can be obtained from the second latch and the first latch. In the embodiment of the invention, the first latch, the second latch, the level conversion circuit and the amplifier are combined to form the conversion circuit, and more specifically the digital-to-analog conversion circuit.
Step 112: and judging whether to carry out pressure swing and pressure boost processing on the data signals of the pixels in the next row or not according to the data signals of the pixels in the current row and the pixels in the next row.
In the embodiment of the present invention, it can be known from the foregoing that the voltage waveform output to the display panel can reflect the polarity change rule of the driving data signal in the data channel corresponding to each of the different sub-pixels and the value change condition of the driving data signal in the same data channel, so that whether to perform the voltage swing boosting processing on the data signal of the next row of pixels can be determined according to the polarity change rule and the value change condition, for example, by analyzing the data signals of the current row of pixels and the next row of pixels, the fluctuation value of the voltage conversion rate of the two rows of pixels can be known, and thus whether to perform the voltage swing boosting processing on the data signal of the next row of pixels can be determined according to the fluctuation value; therefore, under the condition that the variation amplitude of the data signals of the pixels in the current row and the pixels in the next row meets the preset threshold, the data signals of the pixels in the next row are subjected to the swing boosting processing, and under the condition that the variation amplitude does not meet the preset threshold, the data signals of the pixels in the next row are not subjected to the swing boosting processing, so that the problem that the swing boosting function is still started under the condition that the voltage conversion rate of the pixels in the adjacent row has small fluctuation, and the power consumption is increased is solved.
In this embodiment of the present invention, the step of determining whether to perform the swing and boost processing on the data signal of the next row of pixels according to the data signals of the current row of pixels and the next row of pixels includes:
extracting the most significant bits of data signals corresponding to two sub-pixels of each data channel in the current row of pixels and the next row of pixels;
and judging whether to carry out the voltage swing and voltage boost processing on the data signals of the pixels in the next row or not according to the most significant bits of the data signals of the two sub-pixels corresponding to the same data channel in the pixels in the current row and the pixels in the next row.
That is to say, after acquiring the data signals of the current row pixel and the next row pixel of the current frame image, it is further required to extract the Most Significant bits of the data signals corresponding to the two sub-pixels of each data channel in the current row pixel and the next row pixel, where each data channel is the data line corresponding to each column of sub-pixels (since only the current row pixel and the next row pixel are seen in the embodiment of the present invention, only two sub-pixels are corresponding to one data channel), so called the Most Significant Bit, i.e. the Most Significant Bit, MSB, where the data signals output from the first latch and the second latch are digital signals. Because the polarity change rule and the number change condition of the data signals can be embodied by the most significant bit, in the embodiment of the invention, only the most significant bit in each data signal needs to be extracted, namely whether the data signals of the pixels in the next row are subjected to the pressure swing and the pressure boost treatment can be judged according to the most significant bits of the data signals of the two sub-pixels corresponding to the same data channel in the pixels in the current row and the pixels in the next row.
In this embodiment of the present invention, the step of determining whether to perform the swing and boost processing on the data signal of the next row of pixels according to the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the current row of pixels and the next row of pixels includes:
carrying out XOR operation on the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the current row of pixels and the next row of pixels to obtain the XOR operation result of each data channel;
respectively carrying out AND operation and OR operation on the XOR operation results of every at least two continuous data channels to obtain a plurality of AND operation results and OR operation results;
performing an and operation on the plurality of and operation results to obtain a first logic result, and performing an and operation on the plurality of or operation results to obtain a second logic result;
and judging whether to carry out voltage swing and voltage boost processing on the data signals of the next row of pixels according to the first logic result and the second logic result.
With reference to fig. 12, after extracting the most significant bits of the data signals corresponding to the two sub-pixels of each data channel in the current row of pixels and the next row of pixels, performing an exclusive or operation on the most significant bits of the data signals corresponding to the two sub-pixels of the same data channel in the current row of pixels and the next row of pixels to obtain an exclusive or operation result of each data channel, where each row of pixels corresponds to M data channels (only 6 are shown in the figure), and therefore, after the exclusive or operation, M exclusive or operation results are obtained, where M is a positive integer; in the embodiment of the present invention, further, the xor operation results of every at least two consecutive data channels are respectively subjected to and operation and or operation, that is, M xor operation results may be grouped by the xor operation results of every adjacent at least two consecutive data channels, and the xor operation results in the group are respectively subjected to and operation and or operation, optionally, as shown in fig. 12, in the embodiment of the present invention, the xor operation results corresponding to every consecutive three data channels are grouped into and operation and or operation, and certainly, when the actual design is performed, the xor operation results corresponding to 2 data channels may also be grouped into one group, and specifically, the change may be performed according to actual requirements, and this change should also be considered as a range covered by the inventive concept in the present application, and thus, N and operation results and N or operation results (M = 3N) may be obtained; and finally, performing and operation on the plurality of and operation results to obtain a first logic result iCO, performing and operation on the plurality of or operation results to obtain a second logic result iHP, and finally judging whether to perform the swing and boost processing on the data signal of the next row of pixels according to the first logic result iCO and the second logic result iHP.
As can be seen from the detection circuit in fig. 12, in the embodiment of the present invention, approximately 7 additional logic gates are required for every three data channels to implement the above logic operation, and the detection of the corresponding data signal is completed, so that the complexity of the chip circuit is hardly affected, and the cost is not substantially increased, so that an additional timing control chip can be omitted, the occupied area of the circuit is saved, and the power consumption is reduced.
In this embodiment of the application, the step of determining whether to perform the swing and boost processing on the data signal of the next row of pixels according to the first logic result and the second logic result includes:
under the condition that the first logic result and the second logic result are both 0, performing no voltage swing and voltage boost processing on the data signals of the pixels in the next row;
and under the condition that the first logic result is 1, the second logic result is 0 or both the first logic result and the second logic result are 1, carrying out voltage swing and voltage boosting processing on the data signals of the pixels in the next row.
That is to say, in the embodiment of the present invention, whether the data signal of the next row of pixels needs to be subjected to the slew and boost processing may be determined according to the first logic result and the second logic result obtained by the processing. Specifically, under the condition that the first logic result and the second logic result are both 0, it is considered that the voltage conversion rates of the pixels in the current row and the pixels in the next row have little difference and small fluctuation, so that the data signals of the pixels in the next row do not need to be subjected to swing and boost processing; and under the condition that the first logic result is 1, the second logic result is 0, or both the first logic result and the second logic result are 1, it is considered that the voltage conversion rate difference between the current row of pixels and the next row of pixels exceeds a certain threshold value and a large fluctuation occurs, so that the data signal of the next row of pixels needs to be subjected to the slew and boost processing. Therefore, by the judging method, the voltage swing boosting function can be started only when the voltage of the next row of pixels fluctuates greatly on the whole, so that the display image quality can be ensured, and the power consumption can be greatly reduced.
Please refer to fig. 13, which is a diagram illustrating the classification of the first logic result and the second logic result according to an embodiment of the present invention. In some embodiments of the present invention, when both the first logic result iCO and the second logic result iHP are 0, the corresponding screen display mode is a Non-switching mode (Non toggle pattern), that is, the corresponding screen display mode corresponds to a stable screen such as white and black, in this case, it is not necessary to perform a rolling and boosting process on the data signals of each sub-pixel in the next row of pixels; when the first logic result iCO is 1 and the second logic result iHP is 0, the corresponding screen display mode at this time is a Color mode (Color pattern), and in this case, it is necessary to perform a wobble boosting process on the data signal of each sub-pixel in the next row of pixels; when the first logic result iCO is 1 and the second logic result iHP is 1, the corresponding screen display mode at this time is an All channel switching mode (All channel toggle pattern), and in this case, it is necessary to perform a slew boost process on the data signal of each sub-pixel in the next row of pixels.
In the embodiment of the invention, the function of starting the pressure swing boosting can be realized by transmitting a data signal to a pressure swing boosting circuit in an amplifier, and the function of closing the pressure swing boosting can be realized by cutting off the pressure swing boosting circuit.
Fig. 14 is a schematic temperature diagram of the display driver chip before and after the display processing method is adopted according to the embodiment of the present invention. As shown in fig. 14, by measuring the temperatures of the display driver chip using the display processing method in the embodiment of the present invention and the display driver chip not using the display processing method in the embodiment of the present invention, it can be seen that, after the display processing method is used, the temperature of the display driver chip can be reduced by 6 ℃ in the red and blue image display, while the black frame can be reduced by 2.75 ℃, and the white frame can be reduced by 3.5 ℃, and thus, the power consumption of the display driver chip can be effectively reduced.
The display processing method of the embodiment of the invention judges whether to carry out the pressure swing and boost processing according to the data signals of the adjacent rows of pixels, so that the pressure swing and boost processing is started only under the condition that the data signals of the adjacent rows of pixels are greatly changed, the power consumption of the display panel can be effectively reduced, and the method can be applied to the display panels with different pixel structures, multiplex most of the existing circuits and reduce the chip area.
Fig. 15 is a schematic structural diagram of a display processing apparatus according to an embodiment of the present invention. As shown in fig. 15, another embodiment of the present invention further provides a display processing apparatus, where the display processing apparatus 150 may include:
an obtaining module 151, configured to obtain data signals of a current row of pixels and a next row of pixels of a current frame image;
the determining module 152 is configured to determine whether to perform a swing and boost process on the data signal of the next row of pixels according to the data signals of the current row of pixels and the next row of pixels.
The display processing device of the embodiment of the invention judges whether to carry out the pressure swing and boost processing according to the data signals of the adjacent rows of pixels, so that the pressure swing and boost processing is started only under the condition that the data signals of the adjacent rows of pixels are greatly changed, the power consumption of the display panel can be effectively reduced, and the display processing device can be applied to the display panels with different pixel structures, reuses most of the existing circuits and reduces the chip area.
Optionally, the determining module 152 includes:
the extraction unit is used for extracting the most significant bits of the data signals corresponding to the two sub-pixels of each data channel in the current row of pixels and the next row of pixels;
and the judging unit is used for judging whether to carry out the swing and boost processing on the data signals of the pixels in the next row according to the most significant bits of the data signals of the two sub-pixels corresponding to the same data channel in the pixels in the current row and the pixels in the next row.
The judging unit includes:
the first operation subunit is used for carrying out XOR operation on the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the current row of pixels and the next row of pixels to obtain the XOR operation result of each data channel;
the second operation subunit is used for respectively carrying out AND operation and OR operation on the XOR operation results of at least two continuous data channels to obtain a plurality of AND operation results and OR operation results;
the third operation subunit is used for performing AND operation on the plurality of AND operation results to obtain a first logic result, and performing AND operation on the plurality of OR operation results to obtain a second logic result;
and the judging subunit is used for judging whether to carry out pressure swing and pressure boost processing on the data signals of the next row of pixels according to the first logic result and the second logic result.
Optionally, the judging subunit includes:
the first micro unit is used for not performing pressure swing and pressure boost processing on the data signals of the pixels in the next row under the condition that the first logic result and the second logic result are both 0;
and the second micro unit is used for performing voltage swing and voltage boosting processing on the data signals of the pixels in the next row under the condition that the first logic result is 1, the second logic result is 0 or both the first logic result and the second logic result are 1.
The display processing apparatus in the embodiment of the present invention is an apparatus corresponding to the display processing method in the embodiment of the present invention, and can implement each step of the display processing method, and achieve the same technical effect, and in order to avoid repetition, the details are not described here again.
The embodiment of the present application further provides a chip, where the chip includes a processor and a communication interface, the communication interface is coupled to the processor, and the processor is configured to execute a program or an instruction to implement each process of the display processing method embodiment, and can achieve the same technical effect, and the details are not repeated here to avoid repetition.
In another aspect, an embodiment of the present invention further provides a display panel, where the display panel includes the display processing apparatus described in the above embodiment, and since the display processing apparatus has the foregoing advantageous effects, the display panel in the embodiment of the present invention also has the foregoing advantageous effects, and in order to avoid repetition, details are not repeated here.
While the foregoing is directed to embodiments of the present invention, it will be appreciated by those skilled in the art that various changes and modifications may be made without departing from the principles of the invention, and it is intended that all such changes and modifications be considered as within the scope of the invention.
Claims (6)
1. A display processing method, comprising:
acquiring data signals of a current line of pixels and a next line of pixels of a current frame image;
judging whether to carry out voltage swing and voltage boost processing on the data signals of the pixels of the next row according to the data signals of the pixels of the current row and the pixels of the next row, and the method comprises the following steps:
extracting the most significant bits of data signals corresponding to two sub-pixels of each data channel in the current row of pixels and the next row of pixels;
carrying out XOR operation on the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the current row of pixels and the next row of pixels to obtain the XOR operation result of each data channel;
respectively carrying out AND operation and OR operation on the XOR operation results of every at least two continuous data channels to obtain a plurality of AND operation results and OR operation results;
performing an and operation on the plurality of and operation results to obtain a first logic result, and performing an and operation on the plurality of or operation results to obtain a second logic result;
and judging whether to carry out voltage swing and voltage boost processing on the data signals of the next row of pixels according to the first logic result and the second logic result.
2. The method according to claim 1, wherein the step of determining whether to perform the slew-boost processing on the data signal of the next row of pixels according to the first logic result and the second logic result comprises:
under the condition that the first logic result and the second logic result are both 0, performing no voltage swing and voltage boost processing on the data signals of the pixels in the next row;
and under the condition that the first logic result is 1, the second logic result is 0 or both the first logic result and the second logic result are 1, performing voltage swing and boosting processing on the data signals of the pixels in the next row.
3. A display processing apparatus characterized by comprising:
the acquisition module is used for acquiring data signals of a current line of pixels and a next line of pixels of a current frame image;
the judging module is used for judging whether to carry out pressure swing and pressure boost processing on the data signals of the pixels in the next row according to the data signals of the pixels in the current row and the pixels in the next row;
the judging module comprises:
the extraction unit is used for extracting the most significant bits of the data signals corresponding to the two sub-pixels of each data channel in the current row of pixels and the next row of pixels;
the judging unit is used for judging whether to carry out pressure swing and pressure boost processing on the data signals of the pixels in the next row according to the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the pixels in the current row and the pixels in the next row;
the judging unit includes:
the first operation subunit is used for carrying out XOR operation on the most significant bits of the data signals of two sub-pixels corresponding to the same data channel in the current row of pixels and the next row of pixels to obtain an XOR operation result of each data channel;
the second operation subunit is used for respectively carrying out AND operation and OR operation on the XOR operation results of at least two continuous data channels to obtain a plurality of AND operation results and OR operation results;
the third operation subunit is used for performing AND operation on the plurality of AND operation results to obtain a first logic result, and performing AND operation on the plurality of OR operation results to obtain a second logic result;
and the judging subunit is used for judging whether to carry out pressure swing and pressure boost processing on the data signals of the next row of pixels according to the first logic result and the second logic result.
4. The display processing apparatus according to claim 3, wherein the judgment subunit includes:
the first micro unit is used for not carrying out voltage swing and voltage boost processing on the data signals of the pixels in the next row under the condition that the first logic result and the second logic result are both 0;
and the second micro unit is used for performing voltage swing and voltage boosting processing on the data signals of the pixels in the next row under the condition that the first logic result is 1, the second logic result is 0 or both the first logic result and the second logic result are 1.
5. A chip comprising a processor and a communication interface, the communication interface being coupled to the processor, the processor being configured to execute a program or instructions implementing the display processing method of any of claims 1-2.
6. A display panel comprising the display processing apparatus according to any one of claims 3 to 4.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011472161.2A CN112669747B (en) | 2020-12-14 | 2020-12-14 | Display processing method, display processing device and display panel |
| PCT/CN2021/099730 WO2022127053A1 (en) | 2020-12-14 | 2021-06-11 | Display processing method, display processing apparatus, and display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011472161.2A CN112669747B (en) | 2020-12-14 | 2020-12-14 | Display processing method, display processing device and display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112669747A CN112669747A (en) | 2021-04-16 |
| CN112669747B true CN112669747B (en) | 2022-11-25 |
Family
ID=75406019
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011472161.2A Active CN112669747B (en) | 2020-12-14 | 2020-12-14 | Display processing method, display processing device and display panel |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN112669747B (en) |
| WO (1) | WO2022127053A1 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112669747B (en) * | 2020-12-14 | 2022-11-25 | 北京奕斯伟计算技术股份有限公司 | Display processing method, display processing device and display panel |
| CN113421519B (en) * | 2021-07-02 | 2023-03-21 | 北京奕斯伟计算技术股份有限公司 | Driving circuit, driving method, display device, and computer-readable storage medium |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101221714A (en) * | 2007-01-12 | 2008-07-16 | 联詠科技股份有限公司 | Driving device and driving method thereof |
| CN102347011A (en) * | 2010-07-21 | 2012-02-08 | 瑞萨电子株式会社 | Source driver for a liquid crystal display device and liquid crystal display device using the same |
| CN102436789A (en) * | 2011-11-18 | 2012-05-02 | 友达光电股份有限公司 | Display panel and method of driving the same |
| CN104011785A (en) * | 2011-11-11 | 2014-08-27 | 高通Mems科技公司 | Systems, devices, and methods for driving a display |
| CN105788549A (en) * | 2016-04-22 | 2016-07-20 | 昆山龙腾光电有限公司 | Pixel driving structure, driving method and display device |
| CN109192127A (en) * | 2018-10-29 | 2019-01-11 | 合肥鑫晟光电科技有限公司 | Sequence controller and its driving method, display device |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI420474B (en) * | 2009-02-11 | 2013-12-21 | Himax Tech Ltd | Source driver |
| US20140210804A1 (en) * | 2013-01-27 | 2014-07-31 | Himax Technologies Limited | Method of dynamic charge sharing for a display device |
| KR102055841B1 (en) * | 2013-03-05 | 2019-12-13 | 삼성전자주식회사 | Output buffer circuit and source driving circuit including the same |
| CN105321479B (en) * | 2014-07-21 | 2018-08-24 | 联咏科技股份有限公司 | Source electrode driver, display driver circuit and display device |
| KR102620569B1 (en) * | 2016-07-29 | 2024-01-04 | 삼성디스플레이 주식회사 | Method of driving display panel and display apparatus for performing the same |
| CN106200057B (en) * | 2016-09-30 | 2020-01-03 | 京东方科技集团股份有限公司 | Driving method of display panel, driving chip and display device |
| CN112669747B (en) * | 2020-12-14 | 2022-11-25 | 北京奕斯伟计算技术股份有限公司 | Display processing method, display processing device and display panel |
-
2020
- 2020-12-14 CN CN202011472161.2A patent/CN112669747B/en active Active
-
2021
- 2021-06-11 WO PCT/CN2021/099730 patent/WO2022127053A1/en unknown
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101221714A (en) * | 2007-01-12 | 2008-07-16 | 联詠科技股份有限公司 | Driving device and driving method thereof |
| CN102347011A (en) * | 2010-07-21 | 2012-02-08 | 瑞萨电子株式会社 | Source driver for a liquid crystal display device and liquid crystal display device using the same |
| CN104011785A (en) * | 2011-11-11 | 2014-08-27 | 高通Mems科技公司 | Systems, devices, and methods for driving a display |
| CN102436789A (en) * | 2011-11-18 | 2012-05-02 | 友达光电股份有限公司 | Display panel and method of driving the same |
| CN105788549A (en) * | 2016-04-22 | 2016-07-20 | 昆山龙腾光电有限公司 | Pixel driving structure, driving method and display device |
| CN109192127A (en) * | 2018-10-29 | 2019-01-11 | 合肥鑫晟光电科技有限公司 | Sequence controller and its driving method, display device |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2022127053A1 (en) | 2022-06-23 |
| CN112669747A (en) | 2021-04-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107507599B (en) | Shift register unit and driving method thereof, gate drive circuit and display device | |
| US9898944B2 (en) | Detecting circuit, detecting method and display device | |
| CN112669747B (en) | Display processing method, display processing device and display panel | |
| US10510315B2 (en) | Display panel, driving method thereof and display device | |
| WO2018094803A1 (en) | Method for driving rgbw four-primary-color display panel | |
| US10657861B2 (en) | Display panel and its driving method and driving device | |
| EP3016369B1 (en) | Data conversion unit and method for data conversion for display device | |
| WO2016161776A1 (en) | Display panel, display panel drive method, and display device | |
| KR100538416B1 (en) | Display device and driving method of the same | |
| EP3312828B1 (en) | Source driver, drive circuit and drive method for tft-lcd | |
| CN112669781B (en) | Display processing method, display processing device and display panel | |
| EP3910619A1 (en) | Picture compensation method and display apparatus | |
| CN101349820B (en) | Data driver and LCD device using the same | |
| CN110010096B (en) | Display panel, driving method thereof and display device | |
| CN110599938A (en) | Display panel and picture display method | |
| US11328683B2 (en) | Display device and source driver | |
| US20150062194A1 (en) | Pre-charging apparatus of source driving circuit and operating method thereof | |
| US10170071B2 (en) | Display apparatus | |
| CN110473489B (en) | Pixel arrangement structure of double-gate panel | |
| CN109658893B (en) | Driving method and driving device of display panel and display equipment | |
| US11328660B2 (en) | Display device and driving method thereof | |
| CN104505051A (en) | Liquid crystal display and control method thereof | |
| KR20140031760A (en) | Data processing device, method thereof, and apparatuses having the same | |
| CN109147700B (en) | Array substrate and display panel | |
| CN110992905B (en) | Double-gate TFT panel and fast detection circuit and fast detection method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 100176 no.2179, 2 / F, building D, 33, 99 Kechuang 14th Street, Beijing Economic and Technological Development Zone, Beijing (centralized office area) Applicant after: Beijing yisiwei Computing Technology Co.,Ltd. Applicant after: HEFEI YISIWEI INTEGRATED CIRCUIT Co.,Ltd. Address before: 100176 no.2179, 2 / F, building D, 33, 99 Kechuang 14th Street, Beijing Economic and Technological Development Zone, Beijing (centralized office area) Applicant before: Beijing yisiwei Computing Technology Co.,Ltd. Applicant before: HEFEI YISIWEI INTEGRATED CIRCUIT Co.,Ltd. |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 100176 no.2179, 2 / F, building D, 33, 99 Kechuang 14th Street, Beijing Economic and Technological Development Zone, Beijing (centralized office area) Patentee after: Beijing yisiwei Computing Technology Co.,Ltd. Patentee after: Hefei Yisiwei Computing Technology Co.,Ltd. Address before: 100176 no.2179, 2 / F, building D, 33, 99 Kechuang 14th Street, Beijing Economic and Technological Development Zone, Beijing (centralized office area) Patentee before: Beijing yisiwei Computing Technology Co.,Ltd. Patentee before: HEFEI YISIWEI INTEGRATED CIRCUIT Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |