CN112363869B - Nuclear DCS (distributed control System) backtracking method and system based on three-state variable finite state machine - Google Patents
Nuclear DCS (distributed control System) backtracking method and system based on three-state variable finite state machine Download PDFInfo
- Publication number
- CN112363869B CN112363869B CN202011301111.8A CN202011301111A CN112363869B CN 112363869 B CN112363869 B CN 112363869B CN 202011301111 A CN202011301111 A CN 202011301111A CN 112363869 B CN112363869 B CN 112363869B
- Authority
- CN
- China
- Prior art keywords
- state
- state variable
- variable
- finite
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1438—Restarting or rejuvenating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4498—Finite state machines
Abstract
The invention discloses a nuclear DCS backtracking method based on a three-state variable finite state machine, which comprises the following steps: s1: establishing a memory state variable module on the basis of a classical finite state machine of a nuclear security level system; the memory state variable module is used for storing memory state variables; the memory state variable is a variable of a state of the finite state machine before the current state; s2: and when the nuclear security level system is backtracked, assigning the memory state variable to the present state variable of the finite state machine and backtracking according to the present state of the finite state machine. The invention also discloses a nuclear DCS backtracking system based on the three-state variable finite state machine. The nuclear DCS backtracking method and system based on the three-state variable finite-state machine can effectively simplify the application of the repeated migration path, can quickly perform backspacing and playback operations when the nuclear safety level system performs state backtracking, and has good effect when being used in the nuclear safety level DCS.
Description
Technical Field
The invention relates to the technical field of nuclear industry, in particular to a nuclear DCS (distributed control system) backtracking method and system based on a three-state variable finite state machine.
Background
The finite state machine is a model with a discrete input and output system, is widely applied to control system modeling under different scenes, and achieves great success. Finite state machines have evolved during their development to have both the classic Moore and Mealy architectures. In some applications with repeated state transition paths, the finite state using the classical architecture may have the phenomena of excessive state number, lengthy state transition paths, and poor maintainability. Especially in a nuclear security level DCS system, it is very inconvenient to perform state rollback and state playback.
Disclosure of Invention
The invention aims to solve the technical problem that the existing finite-state machine is very inconvenient to carry out state rollback and state playback in a nuclear security level DCS, and aims to provide a nuclear DCS backtracking method and a nuclear DCS backtracking system based on a three-state variable finite-state machine to solve the problems.
The invention is realized by the following technical scheme:
the nuclear DCS backtracking method based on the three-state variable finite state machine comprises the following steps:
s1: establishing a memory state variable module on the basis of a classical finite state machine of a nuclear security level system; the memory state variable module is used for storing memory state variables; the memory state variable is a variable of a state of the finite state machine before the current state;
s2: and when the nuclear security level system is backtracked, assigning the memory state variable to the present state variable of the finite state machine and backtracking according to the present state of the finite state machine.
In the prior art, a classical finite state machine generally has an existing state variable and a secondary state variable. The current state variable represents the current state of the finite state machine, and the secondary state variable represents the target state which needs to be migrated at the next moment of the finite state machine. The values of the current state variable and the secondary state variable are the same when the state is not transferred; at the time of state transition, the values of the two are different; and after the state transition is finished, the values of the two are the same again. Therefore, when the state of the nuclear security level system is traced back, the state of the nuclear security level system cannot be traced back accurately because the nuclear security level system may need to rely on other variable inputs.
When the invention is applied, the inventor creatively introduces a third variable, namely a memory state variable, wherein the memory state variable is a state variable before the current state of the finite state machine, so that when rollback or playback is required, the rollback of the previous state or the previous state can be realized only by outputting the memory state variable by a memory variable module, and the invention has the function of playback. The present invention introduces a third generalized variable, the memory state variable. When the state is about to be migrated, the value of the current state variable is different from that of the secondary state variable, the current state variable is about to be updated, and the current state variable value is input into a register with the enable function. The output of the register is the state variable. After the state transition is finished, the values of the current state variable and the secondary state variable are the same again, and the values of the memory state variable are kept for a long time until the next state transition action occurs. The invention can effectively simplify the application of the repeated migration path, can quickly perform rollback and playback operations when the state of the nuclear security level system is traced back, and has good effect when being used in the nuclear security level DCS.
Further, step S2 includes the following sub-steps:
and assigning the memory state variable to the current state variable of the finite state machine by taking the memory state variable as an assignment condition of the secondary state variable or assigning the memory state variable to the secondary state variable.
Further, the memory state variable module comprises a condition enabling module and a register;
the condition end of the condition enabling module is connected with a present state variable and a next state variable, the enabling end of the condition enabling module is connected with a register, and when the values of the present state variable and the next state variable are different, the enabling end of the condition enabling module outputs an enabling signal;
when the values of the present state variable and the secondary state variable are different, the state of the finite state machine is about to be transferred, the enabling end of the condition enabling module outputs an enabling signal, and the register stores the present state variable as a memory state variable when receiving the enabling signal.
Further, when the nuclear security level system performs backtracking, the register feeds the memory state variables stored by the register to a combined state decoder of the finite state machine or to output logic of the finite state machine for backtracking.
Further, when the number of the registers is at least two, at least two registers are arranged in cascade; when the register receives the enable signal, the memory state variables stored in the register move down once along the cascade sequence, and the new memory state variables are stored in the register at the top stage.
Further, when the memory state variable moves in a forward loop in the register arranged in cascade, the finite state machine generates a state playback action; when the memory state variable moves in a reverse loop in the register of the cascade arrangement, the finite state machine generates the state rollback action.
Further, the finite state machine is realized by erasing a nor Flash storage device;
and in the state transition process of the finite state machine, all operations needing state judgment are combined into the same judgment state module to be executed.
The system using any one of the above three-state variable finite state machine-based nuclear DCS backtracking methods comprises:
a finite state machine arranged in a nuclear security level system; a memory state variable module is arranged on the finite state machine;
the memory state variable module is used for storing memory state variables; the memory state variable is a variable of a state of the finite state machine before the current state;
and when the nuclear security level system is backtracked, assigning the memory state variable to the present state variable of the finite state machine and backtracking according to the present state of the finite state machine.
Furthermore, the finite state machine assigns the memory state variable to the current state variable of the finite state machine by taking the memory state variable as the assignment condition of the secondary state variable or assigning the memory state variable to the secondary state variable.
Further, the memory state variable module comprises a condition enabling module and a register;
the condition end of the condition enabling module is connected with a present state variable and a next state variable, the enabling end of the condition enabling module is connected with a register, and when the values of the present state variable and the next state variable are different, the enabling end of the condition enabling module outputs an enabling signal;
when the values of the present state variable and the secondary state variable are different, the state of the finite state machine is about to be transferred, the enabling end of the condition enabling module outputs an enabling signal, and the register stores the present state variable as a memory state variable when receiving the enabling signal.
Compared with the prior art, the invention has the following advantages and beneficial effects:
the nuclear DCS backtracking method and system based on the three-state variable finite-state machine can effectively simplify the application of the repeated migration path, can quickly perform backspacing and playback operations when the nuclear safety level system performs state backtracking, and has good effect when being used in the nuclear safety level DCS.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principles of the invention. In the drawings:
FIG. 1 is a schematic representation of the steps of the present invention;
FIG. 2 is a diagram illustrating a single-level cache structure for memorizing state variables according to an embodiment of the present invention;
FIG. 3 is a diagram illustrating a multi-level cache structure for memory state variables according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a forward circular movement of a memory according to one embodiment of the present invention;
FIG. 5 is a schematic diagram of the reverse circular movement of the memory according to the embodiment of the present invention;
FIG. 6 is a diagram of the state transition of nor Flash erase control of the prior art;
FIG. 7 is a diagram illustrating Nor Flash erase control state transition according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is further described in detail below with reference to examples and accompanying drawings, and the exemplary embodiments and descriptions thereof are only used for explaining the present invention and are not meant to limit the present invention.
Examples
As shown in fig. 1, the nuclear DCS backtracking method based on a three-state variable finite state machine of the present invention includes the following steps:
s1: establishing a memory state variable module on the basis of a classical finite state machine of a nuclear security level system; the memory state variable module is used for storing memory state variables; the memory state variable is a variable of a state of the finite state machine before the current state;
s2: and when the nuclear security level system is backtracked, assigning the memory state variable to the present state variable of the finite state machine and backtracking according to the present state of the finite state machine.
In the implementation of the embodiment, the inventor creatively introduces a third variable, namely a memory state variable, which is a state variable before the current state of the finite-state machine, so that when rollback or playback is required, only the memory state variable needs to be output by the memory variable module, rollback of the previous state or the previous state can be realized, and a playback function can be provided. The present invention introduces a third generalized variable, the memory state variable. When the state is about to be migrated, the value of the current state variable is different from that of the secondary state variable, the current state variable is about to be updated, and the current state variable value is input into a register with the enable function. The output of the register is the state variable. After the state transition is finished, the values of the current state variable and the secondary state variable are the same again, and the values of the memory state variable are kept for a long time until the next state transition action occurs. The invention can effectively simplify the application of the repeated migration path, can quickly perform rollback and playback operations when the state of the nuclear security level system is traced back, and has good effect when being used in the nuclear security level DCS.
To further explain the operation of the present embodiment, step S2 includes the following sub-steps:
and assigning the memory state variable to the current state variable of the finite state machine by taking the memory state variable as an assignment condition of the secondary state variable or assigning the memory state variable to the secondary state variable.
For further explaining the working process of the embodiment, the memory state variable module comprises a condition enabling module and a register;
the condition end of the condition enabling module is connected with a present state variable and a next state variable, the enabling end of the condition enabling module is connected with a register, and when the values of the present state variable and the next state variable are different, the enabling end of the condition enabling module outputs an enabling signal;
when the values of the present state variable and the secondary state variable are different, the state of the finite state machine is about to be transferred, the enabling end of the condition enabling module outputs an enabling signal, and the register stores the present state variable as a memory state variable when receiving the enabling signal.
To further illustrate the working process of this embodiment, when the nuclear security level system performs the trace back, the register feeds the memory state variables stored in the register to the combined state decoder of the finite state machine or to the output logic of the finite state machine for the trace back.
For further explaining the working process of the embodiment, when the number of the registers is at least two, at least two registers are arranged in cascade; when the register receives the enable signal, the memory state variables stored in the register move down once along the cascade sequence, and the new memory state variables are stored in the register at the top stage.
To further illustrate the operation of this embodiment, the finite state machine generates a state replay action when a memory state variable moves in a forward loop within a cascade of registers; when the memory state variable moves in a reverse loop in the register of the cascade arrangement, the finite state machine generates the state rollback action.
For further explaining the working process of the embodiment, the finite state machine is implemented by erasing a nor Flash storage device;
and in the state transition process of the finite state machine, all operations needing state judgment are combined into the same judgment state module to be executed.
The system using any one of the above three-state variable finite state machine-based nuclear DCS backtracking methods comprises:
a finite state machine arranged in a nuclear security level system; a memory state variable module is arranged on the finite state machine;
the memory state variable module is used for storing memory state variables; the memory state variable is a variable of a state of the finite state machine before the current state;
and when the nuclear security level system is backtracked, assigning the memory state variable to the present state variable of the finite state machine and backtracking according to the present state of the finite state machine.
To further illustrate the working process of this embodiment, the finite state machine assigns a memory state variable to a present state variable of the finite state machine by using the memory state variable as an assignment condition of the present state variable or assigning the memory state variable to the present state variable.
For further explaining the working process of the embodiment, the memory state variable module comprises a condition enabling module and a register;
the condition end of the condition enabling module is connected with a present state variable and a next state variable, the enabling end of the condition enabling module is connected with a register, and when the values of the present state variable and the next state variable are different, the enabling end of the condition enabling module outputs an enabling signal;
when the values of the present state variable and the secondary state variable are different, the state of the finite state machine is about to be transferred, the enabling end of the condition enabling module outputs an enabling signal, and the register stores the present state variable as a memory state variable when receiving the enabling signal.
To further illustrate the operation of this embodiment, after the memory state variables are fed into the combined state decoder, the state can be migrated to the next target state or be migrated back to the last executed state. The memory state variables can also be fed to the output logic, making the control of the output logic more flexible. A block diagram of a single level cache structure for memory state variables is shown in fig. 2.
Compared with the classical architecture finite state machine, the improvement is shown in fig. 2 and described in detail as follows:
1) register with conditional enable
On the basis of a classical structure finite state machine, a register with conditional capability is added. The output of the register is the state variable. At the moment when the state is about to be transferred, the condition of the register is enabled to be effective due to the fact that the current state variable and the second state variable are unequal, the current state variable is locked into the memory state variable, and single-level caching of the state is achieved.
2) Combined state decoder
The memory state variables are fed back to the combined state decoder, and the conditions of the assignment logic of the secondary state variables determining the state transition are composed of the current state variables, the memory state variables and the input. The memory state variable can be used as an assignment condition of the secondary state variable, and the memory state variable can also be assigned to the secondary state variable, so that single-step backspacing state migration is directly realized.
To further explain the working process of the embodiment, the embodiment continues to propose to satisfy special requirements such as "state rollback" and "state replay" through a deep memory state transition path. On the basis of the method described in the above embodiment, a method for designing a multi-level cache of a memory state variable is further provided. For convenience of illustration of design concept, the number of stages of the memory state variable cache is set to 3. The multi-level cache structure of the memory state variables is shown in FIG. 3.
The working principle is as follows:
1) memory body
In fig. 3, 3 registers in cascade form a three-level cache memory for memorizing variables, and the memorizing mode is controlled by an input. When the memory is allowed, the present state variable will be pushed into the register 1 at the upper end of the memory and the memory will move down one time step by step whenever the present state variable and the next state variable are not equal. The third level cache memory can only record the state path of at most three steps. The outputs of the 1-3 level registers are the latest three historical states of the current state of the finite state machine, which are old state1, old state2 and old state 3. The register 1 outputs the memory state closest to the current state, and the register 3 outputs the memory state longest from the current state. When the memory is forbidden, the memory is controlled by the input to realize the internal annular mobile storage:
as shown in fig. 4 and 5, fig. 4 shows the forward circular movement of the memory, in which the output value of the register 1 corresponds to the following states: old state3 → old state2 → old state 1.
FIG. 5 shows the reverse circular shift of the memory, in which the output value of register 1 corresponds to the following states: : old state1 → old state2 → old state 3.
2) Input control
In order to correctly control the memory operation, control signals of the memory real-time memory enable and the ring mobile storage mode need to be introduced from the input end, and the external logic can control the finite-state machine to execute corresponding actions.
The control signal at the input controls the memory to perform a forward circular shift or a backward circular shift, and the output of the register 1 can generate a history state sequence. The output of the register 1 is fed back to the combined state decoder, and when the memory moves in a forward circular mode, a state playback action can be generated; when the memory moves in a reverse circular direction, a state rollback operation can be generated.
In order to further explain the working process of the embodiment, the embodiment is applied to engineering examples, and in engineering implementation, some scenarios that cannot be directly applied to a three-state variable finite state machine may also be applied in a manner of simplifying a state transition diagram. Taking the erasing operation of a great number of nor Flash storage devices used in a digital instrument as an example, the engineering application of the three-state variable finite-state machine is explained.
The instructions involved in the erase operation of the nor Flash memory device are shown in table 1.
TABLE 1 nor Flash Erase-related Instructions
And after each instruction is sent out, the state of the nor Flash needs to be judged. The control timing can be generally constructed according to the state transition diagram shown in fig. 6.
The state transition diagram shown in fig. 6 can correspond to the flow of nor Flash erase and can directly use a classical structure finite state machine to realize control modeling, but this way can make the state transition diagram oversize. Considering that the "judgment state" in fig. 6 is a similar repetitive operation, it is merged into one state, and is simplified into the state transition diagram shown in fig. 7.
To perform an erase operation, the longest path for state transition is: idle → block unlock → judge state (unlock) → issue erase instruction → judge state (erase instruction) → wait for erase completion → block lock → judge state (lock) → idle. In the process of state transition, the state corresponding to the node of the 'judgment state' will be repeatedly passed. The simplified state transition diagram can be directly applied to a single-level cache structure of the memory state variable.
The drive modeling of nor Flash does not only consider erasing but also involves writing, repeated erasing, suspending, and the like. The single-level cache structure of the memory state variable can help to simplify the state transition diagram, and the complexity of control software can be obviously reduced.
In addition, the multi-level cache structure of the memory state variable has the potential for constructing an interrupt controller of the CPU.
The above-mentioned embodiments are intended to illustrate the objects, technical solutions and advantages of the present invention in further detail, and it should be understood that the above-mentioned embodiments are merely exemplary embodiments of the present invention, and are not intended to limit the scope of the present invention, and any modifications, equivalent substitutions, improvements and the like made within the spirit and principle of the present invention should be included in the scope of the present invention.
Claims (7)
1. The nuclear DCS backtracking method based on the three-state variable finite state machine is characterized by comprising the following steps of:
s1: establishing a memory state variable module on the basis of a classical finite state machine of a nuclear security level system; the memory state variable module is used for storing memory state variables; the memory state variable is a variable of a state of the finite state machine before the current state;
s2: when a nuclear security level system is backtracked, assigning the memory state variable to the present state variable of the finite state machine and backtracking according to the present state of the finite state machine;
the memory state variable module comprises a condition enabling module and a register;
the condition end of the condition enabling module is connected with a present state variable and a next state variable, the enabling end of the condition enabling module is connected with a register, and when the values of the present state variable and the next state variable are different, the enabling end of the condition enabling module outputs an enabling signal;
when the values of the present state variable and the secondary state variable are different, the state of the finite state machine is about to be transferred, the enabling end of the condition enabling module outputs an enabling signal, and the register stores the present state variable as a memory state variable when receiving the enabling signal;
the finite state machine is realized by adopting the erasure of a nor Flash storage device;
and in the state transition process of the finite state machine, all operations needing state judgment are combined into the same judgment state module to be executed.
2. The three-state variable finite-state machine based core DCS trace-back method of claim 1, wherein step S2 comprises the following sub-steps:
and assigning the memory state variable to the current state variable of the finite state machine by taking the memory state variable as an assignment condition of the secondary state variable or assigning the memory state variable to the secondary state variable.
3. The three-state variable finite-state machine based core DCS trace back method of claim 1, wherein when a core security level system traces back, the register feeds the memory state variable stored by the register to a combined state decoder of the finite-state machine or to an output logic of the finite-state machine for trace back.
4. The three-state variable finite-state machine based core DCS backtracking method according to claim 1, wherein when the number of the registers is at least two, at least two of the registers are arranged in cascade; when the register receives the enable signal, the memory state variables stored in the register move down once along the cascade sequence, and the new memory state variables are stored in the register at the top stage.
5. The three-state variable finite-state machine based nuclear DCS trace back method of claim 4, wherein when the memory state variable moves in a forward loop in the cascade setting register, the finite-state machine generates a state playback action; when the memory state variable moves in a reverse loop in the register of the cascade arrangement, the finite state machine generates the state rollback action.
6. The system for using the three-state variable finite state machine based nuclear DCS backtracking method according to any one of claims 1 to 5, characterized by comprising:
a finite state machine arranged in a nuclear security level system; a memory state variable module is arranged on the finite state machine;
the memory state variable module is used for storing memory state variables; the memory state variable is a variable of a state of the finite state machine before the current state;
when a nuclear security level system is backtracked, assigning the memory state variable to the present state variable of the finite state machine and backtracking according to the present state of the finite state machine;
the memory state variable module comprises a condition enabling module and a register;
the condition end of the condition enabling module is connected with a present state variable and a next state variable, the enabling end of the condition enabling module is connected with a register, and when the values of the present state variable and the next state variable are different, the enabling end of the condition enabling module outputs an enabling signal;
when the values of the present state variable and the secondary state variable are different, the state of the finite state machine is about to be transferred, the enabling end of the condition enabling module outputs an enabling signal, and the register stores the present state variable as a memory state variable when receiving the enabling signal;
the finite state machine is realized by adopting the erasure of a nor Flash storage device;
and in the state transition process of the finite state machine, all operations needing state judgment are combined into the same judgment state module to be executed.
7. The three-state variable finite state machine based nuclear DCS trace back system of claim 6, wherein the finite state machine assigns the memory state variable to the present state variable of the finite state machine by using the memory state variable as an assignment condition of the secondary state variable or assigning the memory state variable to the secondary state variable.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011301111.8A CN112363869B (en) | 2020-11-19 | 2020-11-19 | Nuclear DCS (distributed control System) backtracking method and system based on three-state variable finite state machine |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011301111.8A CN112363869B (en) | 2020-11-19 | 2020-11-19 | Nuclear DCS (distributed control System) backtracking method and system based on three-state variable finite state machine |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112363869A CN112363869A (en) | 2021-02-12 |
| CN112363869B true CN112363869B (en) | 2022-03-01 |
Family
ID=74533002
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011301111.8A Active CN112363869B (en) | 2020-11-19 | 2020-11-19 | Nuclear DCS (distributed control System) backtracking method and system based on three-state variable finite state machine |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112363869B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117131708B (en) * | 2023-10-26 | 2024-01-16 | 中核控制系统工程有限公司 | Modeling method and application of digital twin anti-seismic mechanism model of nuclear industry DCS equipment |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109582398A (en) * | 2018-11-23 | 2019-04-05 | 阿里巴巴集团控股有限公司 | A kind of condition processing method, device and electronic equipment |
| CN110413758A (en) * | 2019-07-30 | 2019-11-05 | 中国工商银行股份有限公司 | Dialog box framework construction method and device based on machine learning |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050120870A1 (en) * | 1998-05-15 | 2005-06-09 | Ludwig Lester F. | Envelope-controlled dynamic layering of audio signal processing and synthesis for music applications |
| CN101915894B (en) * | 2010-07-22 | 2012-05-30 | 北京交大资产经营有限公司 | Method for testing real-time finite-sate machine in digital logic device |
| US9779020B2 (en) * | 2011-02-08 | 2017-10-03 | Diablo Technologies Inc. | System and method for providing an address cache for memory map learning |
| US9104421B2 (en) * | 2012-07-30 | 2015-08-11 | Nvidia Corporation | Training, power-gating, and dynamic frequency changing of a memory controller |
| CN103607303B (en) * | 2013-11-21 | 2017-02-08 | 珠海世纪鼎利科技股份有限公司 | Signaling flow analysis system and signaling flow analysis method |
| JP2018156480A (en) * | 2017-03-17 | 2018-10-04 | 東芝メモリ株式会社 | Semiconductor memory device and control method thereof |
| CN110851207B (en) * | 2019-10-17 | 2023-04-18 | 上海艾融软件股份有限公司 | State transition management method and device, electronic equipment and storage medium |
| CN111432435B (en) * | 2020-03-18 | 2022-07-15 | 南京英锐创电子科技有限公司 | Bluetooth receiving device, Bluetooth communication method and electronic equipment |
-
2020
- 2020-11-19 CN CN202011301111.8A patent/CN112363869B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109582398A (en) * | 2018-11-23 | 2019-04-05 | 阿里巴巴集团控股有限公司 | A kind of condition processing method, device and electronic equipment |
| CN110413758A (en) * | 2019-07-30 | 2019-11-05 | 中国工商银行股份有限公司 | Dialog box framework construction method and device based on machine learning |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112363869A (en) | 2021-02-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5056004A (en) | Program control system which simultaneously executes a program to be repeated and decrements repetition numbers | |
| US11222280B2 (en) | Method and system for generating quantum bit control signal | |
| CN112363869B (en) | Nuclear DCS (distributed control System) backtracking method and system based on three-state variable finite state machine | |
| JP2002073719A (en) | Generating method for circuit operation model description and logical design verifying device | |
| JP2001154856A (en) | Arithmetic processor | |
| US20070234253A1 (en) | Multiple mode approach to building static timing models for digital transistor circuits | |
| US20060150135A1 (en) | Circuit information generating apparatus and circuit information generating method | |
| JP2000322282A (en) | Microcomputer | |
| TWI683202B (en) | Digital waveform signal generation device | |
| Chandraiah et al. | Creating explicit communication in SoC models using interactive re-coding | |
| CN114879593B (en) | Method, device and equipment for operating PLC (programmable logic controller) in real-time system and storage medium | |
| KR100345678B1 (en) | Control unit for being easy change of design | |
| JPS6139134A (en) | Program converting method | |
| SU1497616A1 (en) | Programmable logic controller | |
| JP2515719B2 (en) | Equipment group control method | |
| JP2993223B2 (en) | Loop counter control signal generation circuit | |
| JPH0619700B2 (en) | Arithmetic unit | |
| JP2792778B2 (en) | Programmable controller | |
| US20200293222A1 (en) | Executable memory cells | |
| CN115658190A (en) | Conditional trigger table type finite state machine implementation method | |
| CN114330189A (en) | Script-based chip prototype verification platform building method | |
| SU474010A1 (en) | Communication device in computing system | |
| JPH0381825A (en) | Automatic formation system for comment of execution part in source program | |
| JPS6017537A (en) | Computer controlling device | |
| Avnur | AA-SW-DEV. COM |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |