CN112187362A - Photoelectric transmission board card compatible with various communication interfaces - Google Patents
Photoelectric transmission board card compatible with various communication interfaces Download PDFInfo
- Publication number
- CN112187362A CN112187362A CN202010850717.0A CN202010850717A CN112187362A CN 112187362 A CN112187362 A CN 112187362A CN 202010850717 A CN202010850717 A CN 202010850717A CN 112187362 A CN112187362 A CN 112187362A
- Authority
- CN
- China
- Prior art keywords
- signal
- receiving
- signals
- processing circuit
- optical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/222—Studio circuitry; Studio devices; Studio equipment
- H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
- H04N5/268—Signal distribution or switching
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/22—Adaptations for optical transmission
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Optical Communication System (AREA)
Abstract
The invention relates to a photoelectric transmission board card compatible with various communication interfaces, belonging to the field of optical fiber communication; the device comprises a VPX connector, a QSFP optical module, a VGA signal processing circuit, a USB signal processing circuit, a PS/2 signal processing circuit, an RS422 signal receiving circuit, an FPGA working module, a PCB board and a DVI signal processing circuit; the VPX connector, the QSFP optical module, the VGA signal processing circuit, the USB signal processing circuit, the PS/2 signal processing circuit, the RS422 signal receiving circuit, the FPGA working module and the DVI signal processing circuit are all arranged on the PCB; the invention adopts the VPX 6U board standard, meets the application requirements of the market on occasions such as remote monitoring or display and the like which mainly use computers, realizes the high-efficiency and long-distance optical fiber communication conversion of various interface signals and ensures the signal quality.
Description
Technical Field
The invention belongs to the field of optical fiber communication, and relates to a photoelectric transmission board card compatible with various communication interfaces.
Background
Optical fiber communication has occupied an indispensable position in modern communication, and due to the advantages of long transmission distance, economy, energy conservation, high communication speed, good confidentiality, capability of transmitting massive information at one time and the like, more and more application fields need to convert traditional electric signals into optical signals for transmission.
For specific monitoring and display occasions mainly using computers, such as conference centers, presentation halls, gateway inspection stations, cash register stations, military performance monitoring stations and the like, the output content of a user computer display card needs to be transmitted to remote terminals, such as display output equipment of a computer display, a television wall, a projector and the like, in a long distance and in real time through a digital channel. The existing photoelectric transmission board card cannot ensure the transmission quality of communication signals with higher and higher speed in the process of converting electric signals into optical signals, and cannot be compatible with various communication interface signals of a computer terminal, so that the utilization rate of the board card is greatly limited, the application field is enlarged, and convenience is improved
Disclosure of Invention
The technical problem solved by the invention is as follows: the defects of the prior art are overcome, the VPX 6U board card standard is adopted, the application requirements of the market on occasions such as remote monitoring or display and the like mainly using a computer are met, efficient and long-distance optical fiber communication conversion of various interface signals is realized, and the signal quality is ensured.
The technical scheme of the invention is as follows:
a photoelectric transmission board card compatible with various communication interfaces comprises a VPX connector, a QSFP optical module, a VGA signal processing circuit, a USB signal processing circuit, a PS/2 signal processing circuit, an RS422 signal receiving circuit, an FPGA working module, a PCB and a DVI signal processing circuit; the VPX connector, the QSFP optical module, the VGA signal processing circuit, the USB signal processing circuit, the PS/2 signal processing circuit, the RS422 signal receiving circuit, the FPGA working module and the DVI signal processing circuit are all arranged on the PCB;
VGA signal processing circuit: receiving RGB analog image signals transmitted from the outside, performing analog-to-digital conversion processing on the RGB image signals to generate 8-bit digital RGB image signals, and transmitting the digital RGB image signals to an FPGA working module;
USB interface signal processing circuit: receiving USB interface signals transmitted by external mouse key equipment and the like, performing communication mode conversion processing on the USB interface signals to generate asynchronous serial UART signals, and transmitting the asynchronous serial UART signals to the FPGA working module;
PS/2 signal processing circuitry: receiving a clock and data signal transmitted by external PS/2 interface equipment, performing level conversion processing on the clock and data signal to generate a clock and data signal suitable for a subsequent level standard, and transmitting the clock and data signal suitable for the subsequent level standard to an FPGA working module;
RS422 signal processing circuitry: receiving RS422 differential digital signals transmitted from the outside, carrying out differential to single-ended conversion and level conversion processing on the RS422 differential digital signals, generating single-ended digital signals suitable for the level standard of the FPGA working module, and transmitting the single-ended digital signals suitable for the level standard of the FPGA working module to the FPGA working module; meanwhile, serial data transmitted by the FPGA working module is received, single-end-to-differential processing is carried out, an RS422 differential digital signal is generated, and the RS422 differential digital signal is sent to external equipment;
DVI signal processing circuit: receiving DVI video image signals transmitted by a VPX photoelectric connector, receiving and decoding the video image signals to generate 24-bit pixel data, and transmitting the pixel data to an FPGA working module;
the FPGA working module: receiving a PCIe signal transmitted by the VPX photoelectric connector; simultaneously, receiving digital RGB image signals transmitted by the VGA signal processing circuit; receiving an asynchronous serial port UART signal transmitted by a USB interface signal processing circuit; receiving clock and data signals which are transmitted by a PS/2 signal processing circuit and are suitable for the subsequent level standard; receiving a single-ended digital signal which is transmitted by an RS422 signal processing circuit and is suitable for the FPGA working module level standard; receiving pixel data transmitted by a DVI signal processing circuit; carrying out data packing and integration coding processing, and transmitting through an internal high-speed serial interface to generate 4 paths of high-speed serial data; sending the 4-path high-speed serial data to a QSFP optical module; receiving 4 paths of high-speed signals transmitted by a QSFP optical module; decoding the 4-path high-speed signal, recovering serial data, and sending the serial data to an RS422 signal processing circuit;
QSFP optical module: receiving 4 paths of high-speed serial data transmitted by the FPGA working module; performing electric-optical conversion processing to generate 4 paths of optical signals, and sending the 4 paths of optical signals to the VPX photoelectric connector; receiving 4 paths of optical signals transmitted by the VPX photoelectric connector, performing optical-electrical conversion processing to generate 4 paths of high-speed signals, and transmitting the 4 paths of high-speed signals to the FPGA working module;
VPX photoelectric connector: receiving 4 paths of optical signals transmitted by the QSFP optical module and outputting the optical signals to external equipment; receiving 4 paths of optical signals transmitted by external equipment; and transmitting the 4 paths of optical signals to the QSFP optical module.
In the above-mentioned photoelectric transmission board card compatible with multiple communication interfaces, the VGA signal processing circuit includes a DB15 connector, an anti-static chip and a VGA interface chip;
the DB15 connector receives RGB analog image signals transmitted from the outside and sends the RGB analog image signals to the anti-static chip;
the anti-static chip comprises: receiving RGB analog image signals transmitted by the DB15 connector, performing electrostatic protection processing on the RGB analog image signals, and transmitting the RGB analog image signals subjected to electrostatic protection processing to the VGA interface chip;
VGA interface chip: and receiving the RGB analog image signals after the electrostatic protection processing transmitted by the anti-electrostatic chip, performing analog-to-digital conversion processing to generate 8-bit digital RGB image signals, and transmitting the digital RGB image signals to the FPGA working module.
In the above-mentioned photoelectric transmission board card compatible with multiple communication interfaces, the RS422 signal processing circuit includes a DB9 connector, an RS422 receiving chip, an RS422 driving chip, and a level conversion chip;
DB9 connector: receiving RS422 differential digital signals transmitted from the outside, and sending the RS422 differential digital signals to an RS422 receiving chip; receiving an RS422 differential digital signal transmitted by the RS422 driving chip, and transmitting the RS422 differential digital signal to external equipment;
RS422 receiving chip: receiving the RS422 differential digital signals transmitted by the DB9 connector, carrying out differential-to-single-ended conversion on the RS422 differential digital signals to generate single-ended signals, and sending the single-ended signals to a level conversion chip;
a level conversion chip: receiving a single-ended signal transmitted by an RS422 receiving chip, performing level conversion processing on the single-ended signal to generate a single-ended digital signal suitable for the FPGA working module level standard, and transmitting the single-ended digital signal suitable for the FPGA working module level standard to an FPGA working module; receiving serial data transmitted by the FPGA working module, performing reverse level conversion processing to generate serial data after reverse level conversion, and transmitting the serial data after reverse level conversion to an RS422 driving chip;
RS422 driver chip: receiving serial data after reverse level conversion transmitted by the level conversion chip, and performing single-ended to differential processing to generate RS422 differential digital signals; the RS422 differential digital signal is sent to the DB9 connector.
In the photoelectric transmission board card compatible with various communication interfaces, a crystal oscillator circuit and a multi-path clock generation circuit are arranged in the FPGA working module; the crystal oscillator circuit generates a clock signal and sends the clock signal to the multi-path clock generating circuit; the multi-path clock generating circuit generates various clock frequency outputs according to requirements and provides clocks for all the module circuits.
In the photoelectric transmission board card compatible with various communication interfaces, the QSFP optical module is a four-channel transceiving channel, the single-channel transmission rate is 10Gbps, the transmission optical wavelength is 850nm, and the optical fiber interface adopts an MPO/MTP type interface.
In the photoelectric transmission board card compatible with various communication interfaces, the PCB adopts a standard 6U board card, and the upper side and the lower side of the PCB are provided with electrostatic discharge copper sheets, so that electrostatic harm generated when the board card is plugged is reduced; the QSFP optical module is arranged on the PCB and provided with a slot, so that the QSFP optical module can be conveniently plugged and pulled out.
In the above photoelectric transmission board card compatible with multiple communication interfaces, the VPX connector is provided with an external power supply input interface, a DVI signal interface, a PCIe signal communication interface, and an optical fiber interface; the external power supply input interface, the DVI signal interface, the PCIe signal communication interface and the optical fiber interface are all arranged on the side wall of the VPX connector; the optical fiber interface is interconnected with the QSFP optical module; the remaining interfaces provide custom extensions.
In the above-mentioned photoelectric transmission board card compatible with multiple communication interfaces, the normal operating temperature range of the PCB board is: -40 ℃ to 85 ℃.
Compared with the prior art, the invention has the beneficial effects that:
(1) the invention aims to develop a photoelectric transmission board card compatible with various communication interfaces, which adopts VPX board card standard and serial bus technology to support higher backboard bandwidth. The VPX connector only occupies P0, P1, P5 and P6 components, and other components can be designed to be expanded by user customization. The P6 optical port part adopts an MT optical fiber interface, can simultaneously transmit multi-path optical fiber signals, saves space and reduces cost;
(2) the photoelectric transmission board card developed by the invention has complete signal transmission types including USB, VGA, PS/2, RS422, DVI and PCIe, can basically meet various communication requirements of the current equipment, and has the advantages of high board card utilization rate, wide application field and flexible use. The board card transmits optical signals without electromagnetic radiation, and the system has extremely high confidentiality. Meanwhile, the display equipment and the signal source are completely electrically isolated, so that the anti-interference capability is extremely high;
(3) the USB interface signal transmission circuit part adopts a USB keyboard and mouse to serial port communication control chip, and combines the characteristics of simplicity and easiness in use of an asynchronous serial port to realize the expansion of a USB communication mode among a USB keyboard, a mouse and a USB host into an asynchronous serial port mode. The chip adopts an upper computer mode, a USB port at the upper computer end conforms to a standard HID protocol, a user does not need to additionally install a driving program, a common operating system is supported, and the use is convenient. Operation signals generated by a user upper computer can be input into the FPGA processor through the interface circuit to integrate data, and then the operation signals are sent to the optical module to be converted into optical signals, and the optical signals are transmitted in a long distance to realize the remote control of terminals such as a display, a screen and the like;
(4) the VGA interface circuit designed by the invention adopts an interface chip specially designed for the RGB image signal acquisition of a personal computer and a workstation, has a two-wire serial interface, and is convenient for debugging and reading information. The external VGA signal inputs three paths of analog quantity RGB signals into the interface circuit through the connector, converts the three paths of analog quantity RGB signals into 24-bit digital signals and transmits the 24-bit digital signals to the FPGA, and then the 24-bit digital signals are sent to the optical module to be converted into optical signals for transmission. The high-resolution, non-time-delay and long-distance optical fiber communication conversion application of the VGA interface signal of the computer is realized, and the effects of one-machine operation and multi-terminal display can be achieved. By adopting a pure digital transmission mode, the phenomena of trailing, ghost image and the like caused when a common communication cable transmission system transmits high-frequency band signals can be fundamentally overcome, and image pictures can be reproduced clearly. Meanwhile, the DVI interface is arranged in the board card, so that a high-resolution image video signal can be transmitted by adopting the DVI interface when a full-high-definition display is used, the picture is finer and more delicate, and the signal interference is not easy to occur;
(5) the FPGA processor can integrate and pack a plurality of paths of electric signals into one path of signal, and the signal is sent out through one path of optical fiber, so that simultaneous transmission of a plurality of communication interfaces can be met, optical fiber resources are saved, and efficiency is improved;
(6) the peripheral function circuit of the FPGA processor comprises a DDR double data rate synchronous dynamic random access memory, and has strong data storage capacity; the clock system can provide two paths of adjustable clocks besides a fixed system clock, meets the requirements of different application environments on the clocks, and is flexible and convenient to use;
(7) the signal paths formed by the signal connectors, the interface chip, the FPGA and the VPX connector in the board card are subjected to signal integrity and power integrity simulation design through electromagnetic simulation software, so that the transmission quality of high-speed serial signals is ensured. The single channel of the QSFP optical module can realize the transmission rate of 10Gbps and the conversion from a high-rate electric signal to an optical signal.
Drawings
FIG. 1 is a schematic diagram of an optical-electrical transmission board card system according to the present invention;
FIG. 2 is a schematic diagram of a VGA signal processing circuit according to the present invention;
FIG. 3 is a schematic diagram of an RS422 signal processing circuit according to the present invention;
FIG. 4 is a schematic diagram of an FPGA operating module of the present invention;
FIG. 5 is a schematic view of the position of the electrostatic discharge copper sheet according to the present invention;
FIG. 6 is a schematic diagram of the interfaces of the VPX connector of the present invention.
Detailed Description
The invention is further illustrated by the following examples.
The invention provides a photoelectric transmission board card compatible with various communication interfaces, which adopts a VPX 6U board card standard to meet the application requirements of the market on occasions such as remote monitoring or display and the like mainly using a computer, realizes efficient and long-distance optical fiber communication conversion of various interface signals and ensures the signal quality.
The appearance of the board card adopts 6U VPX standard, and the right side of the board card is provided with a VPX connector of a photoelectric interface. The board card can be inserted to the back board of the case through the connector, and then the communication with the mainboard is carried out. The VPX connector receives DVI signals transmitted from the mainboard, converts the DVI signals into optical signals and sends the optical signals out, and the optical signals and the mainboard perform PCIe signal intercommunication. In addition, the left side of the board card is provided with a VGA interface, a USB interface, a PS/2 interface and an RS422 interface, and the electric signals input from the front panel of the external case are received and processed and then converted into optical signals to be sent, so that remote transmission and control are realized.
And a part for realizing electric/optical signal conversion adopts a QSFP standard optical module. The optical module has 4 paths of transmission and 4 paths of reception, and the transmission rate is as high as 40 Gbps. The optical fiber interface is MPO/MTP, and is interconnected with the MT interface of the VPX connector at the rear side of the board card through an MPO-MT optical fiber jumper to output optical signals.
After the electric signals enter the board card, the electric signals need to pass through an interface circuit formed by interface chips corresponding to various signals, and then the electric signals are sent to an FPGA processor for data processing and integration. The FPGA processor part comprises a DDR data memory, a clock system circuit, a power supply module and an FPGA configuration circuit.
The optical transmission board card, as shown in fig. 1, includes a VPX connector 1, a QSFP optical module 2, a VGA signal processing circuit 3, a USB signal processing circuit 4, a PS/2 signal processing circuit 5, an RS422 signal receiving circuit 6, an FPGA working module 7, a PCB board 9, and a DVI signal processing circuit 10; the VPX connector 1, the QSFP optical module 2, the VGA signal processing circuit 3, the USB signal processing circuit 4, the PS/2 signal processing circuit 5, the RS422 signal receiving circuit 6, the FPGA working module 7 and the DVI signal processing circuit 10 are all arranged on the PCB 9;
VGA signal processing circuit 3: receiving RGB analog image signals transmitted from the outside, performing analog-to-digital conversion processing on the RGB image signals to generate 8-bit digital RGB image signals, and transmitting the digital RGB image signals to the FPGA working module 7;
the USB interface signal processing circuit 4: receiving USB interface signals transmitted by external mouse key equipment and the like, performing communication mode conversion processing on the USB interface signals to generate asynchronous serial UART signals, and transmitting the asynchronous serial UART signals to the FPGA working module 7;
PS/2 signal processing circuit 5: receiving a clock and data signal transmitted by an external PS/2 interface device, performing level conversion processing on the clock and data signal to generate a clock and data signal suitable for a subsequent level standard, and transmitting the clock and data signal suitable for the subsequent level standard to the FPGA working module 7;
RS422 signal processing circuit 6: receiving RS422 differential digital signals transmitted from the outside, performing differential to single-ended conversion and level conversion processing on the RS422 differential digital signals to generate single-ended digital signals suitable for the level standard of the FPGA working module 7, and transmitting the single-ended digital signals suitable for the level standard of the FPGA working module 7 to the FPGA working module 7; meanwhile, serial data transmitted by the FPGA working module 7 is received, single-end-to-differential processing is carried out, an RS422 differential digital signal is generated, and the RS422 differential digital signal is transmitted to external equipment;
DVI signal processing circuit 10: receiving DVI video image signals transmitted by the VPX photoelectric connector 1, receiving and decoding the video image signals to generate 24-bit pixel data, and transmitting the pixel data to the FPGA working module 7;
the FPGA working module 7: receiving a PCIe signal transmitted from the VPX photoelectric connector 1; simultaneously, receiving digital RGB image signals transmitted by the VGA signal processing circuit 3; receiving an asynchronous serial port UART signal transmitted by the USB interface signal processing circuit 4; receiving clock and data signals which are transmitted by the PS/2 signal processing circuit 5 and are suitable for the subsequent level standard; receiving a single-ended digital signal which is transmitted by the RS422 signal processing circuit 6 and is suitable for the level standard of the FPGA working module 7; receiving pixel data transmitted from the DVI signal processing circuit 10; carrying out data packing and integration coding processing, and transmitting through an internal high-speed serial interface to generate 4 paths of high-speed serial data; sending the 4-path high-speed serial data to a QSFP optical module 2; receiving 4 paths of high-speed signals transmitted by the QSFP optical module 2; decoding the 4-path high-speed signal, recovering serial data, and sending the serial data to the RS422 signal processing circuit 6;
QSFP optical module 2: receiving 4 paths of high-speed serial data transmitted by the FPGA working module 7; performing electric-optical conversion processing to generate 4 paths of optical signals, and transmitting the 4 paths of optical signals to the VPX photoelectric connector 1; receiving 4 paths of optical signals transmitted by the VPX photoelectric connector 1, performing optical-electrical conversion processing to generate 4 paths of high-speed signals, and transmitting the 4 paths of high-speed signals to the FPGA working module 7; the QSFP optical module 2 is a four-way receiving and transmitting channel, the single-channel transmission rate is 10Gbps, the transmission optical wavelength is 850nm, and the optical fiber interface adopts an MPO/MTP type interface; when in use, the QSFP socket is plugged in.
VPX photoelectric connector 1: receiving 4 paths of optical signals transmitted by the QSFP optical module 2 and outputting the optical signals to external equipment; receiving 4 paths of optical signals transmitted by external equipment; and transmitting the 4 paths of optical signals to the QSFP optical module 2.
The invention carries out detail module design on a VGA signal processing circuit 3, an RS422 signal processing circuit 6 and an FPGA working module 7, and specifically comprises the following steps:
as shown in fig. 2, the VGA signal processing circuit 3 includes the DB15 connector 18, the anti-static chip 29, and the VGA interface chip 19; the DB15 connector 18 receives RGB analog image signals transmitted from the outside, and transmits the RGB analog image signals to the anti-static chip 29; the antistatic chip 29: receiving the RGB analog image signals transmitted from the DB15 connector 18, performing electrostatic protection processing on the RGB analog image signals, and transmitting the RGB analog image signals after the electrostatic protection processing to the VGA interface chip 19; VGA interface chip 19: and receiving the RGB analog image signals after the electrostatic protection processing transmitted from the electrostatic prevention chip 29, performing analog-to-digital conversion processing to generate 8-bit digital RGB image signals, and transmitting the digital RGB image signals to the FPGA working module 7.
The RS422 signal processing circuit 6, as shown in fig. 3, includes a DB9 connector 24, an RS422 receiving chip 25, an RS422 driving chip 11, and a level conversion chip 33; DB9 connector 24: receiving an RS422 differential digital signal transmitted from the outside, and sending the RS422 differential digital signal to the RS422 receiving chip 25; receiving an RS422 differential digital signal transmitted by the RS422 driving chip 11, and transmitting the RS422 differential digital signal to external equipment; RS422 receiving chip 25: receiving the RS422 differential digital signal transmitted from the DB9 connector 24, performing differential-to-single-ended conversion on the RS422 differential digital signal to generate a single-ended signal, and transmitting the single-ended signal to the level conversion chip 30; level shift chip 30: receiving the single-ended signal transmitted by the RS422 receiving chip 25, performing level conversion processing on the single-ended signal to generate a single-ended digital signal suitable for the level standard of the FPGA working module 7, and transmitting the single-ended digital signal suitable for the level standard of the FPGA working module 7 to the FPGA working module 7; receiving serial data transmitted by the FPGA working module 7, performing reverse level conversion processing to generate serial data after reverse level conversion, and transmitting the serial data after reverse level conversion to the RS422 driving chip 11; RS422 driver chip 11: receiving serial data after reverse level conversion transmitted by the level conversion chip 30, and performing single-ended to differential processing to generate an RS422 differential digital signal; the RS422 differential digital signal is sent to the DB9 connector 24.
The FPGA working module 7, as shown in fig. 4, is provided with a crystal oscillator circuit 26 and a multi-path clock generating circuit 27; the crystal oscillator circuit 26 generates a clock signal and sends the clock signal to the multi-path clock generation circuit 27; the multi-way clock generation circuit 27 generates a plurality of clock frequency outputs as required to provide clocks for the respective module circuits.
The PCB 9 adopts a standard 6U board card, as shown in FIG. 5, the upper side and the lower side of the PCB 9 are provided with electrostatic discharge copper sheets 12, so that electrostatic harm generated during plugging and unplugging of the board card is reduced; the QSFP optical module 2 is arranged on the PCB 9 and is provided with a groove, so that the QSFP optical module 2 can be conveniently plugged and pulled out. The temperature range of the normal operation of the PCB board 9 is: -40 ℃ to 85 ℃.
The VPX connector 1 of the present invention adopts a multi-interface design, as shown in fig. 6, the VPX connector 1 is provided with an external power supply input interface 13, a DVI signal interface 14, a PCIe signal communication interface 15, and an optical fiber interface 16; the external power supply input interface 13, the DVI signal interface 14, the PCIe signal communication interface 15 and the optical fiber interface 16 are all arranged on the side wall of the VPX connector 1; the optical fiber interface 16 is interconnected with the QSFP optical module 2; the remaining interfaces provide custom extensions.
The photoelectric transmission board card designed by the invention adopts the VPX board card standard and adopts the serial bus technology to support higher backboard bandwidth. The VPX connector only occupies P0, P1, P5 and P6 components, and other components can be designed to be expanded by user customization. The optical port P6 adopts MT optical fiber interface to transmit multiple optical fiber signals simultaneously, saving space and reducing cost. In addition, the photoelectric transmission board card can transmit signals of various types including USB, VGA, PS/2, RS422, DVI and PCIe, can basically meet various communication requirements of the current equipment, and has the advantages of high board card utilization rate, wide application field and flexible use. The board card transmits optical signals without electromagnetic radiation, and the system has extremely high confidentiality. Meanwhile, the display equipment and the signal source are completely isolated electrically, and the anti-interference capability is extremely high.
In addition, the USB interface signal transmission circuit part adopts a USB keyboard and mouse to serial port communication control chip, and combines the characteristics of simplicity and easiness in use of an asynchronous serial port to realize the extension of the USB communication mode among the USB keyboard, the mouse and the USB host into the asynchronous serial port mode. The chip adopts an upper computer mode, a USB port at the upper computer end conforms to a standard HID protocol, a user does not need to additionally install a driving program, a common operating system is supported, and the use is convenient. The operation signal generated by the user upper computer can be input into the FPGA processor through the interface circuit to integrate data, and then the operation signal is sent to the optical module to be converted into an optical signal, and the optical signal is transmitted in a long distance, so that the remote control of terminals such as a display, a screen and the like is realized.
The VGA interface circuit adopts an interface chip specially designed for collecting RGB image signals of a personal computer and a workstation, has a two-wire serial interface, and is convenient for debugging and reading information. The external VGA signal inputs three paths of analog quantity RGB signals into the interface circuit through the connector, converts the three paths of analog quantity RGB signals into 24-bit digital signals and transmits the 24-bit digital signals to the FPGA, and then the 24-bit digital signals are sent to the optical module to be converted into optical signals for transmission. The high-resolution, non-time-delay and long-distance optical fiber communication conversion application of the VGA interface signal of the computer is realized, and the effects of one-machine operation and multi-terminal display can be achieved. By adopting a pure digital transmission mode, the phenomena of trailing, ghost image and the like caused when a common communication cable transmission system transmits high-frequency band signals can be fundamentally overcome, and image pictures can be reproduced clearly. Meanwhile, the DVI interface is arranged in the board card, so that the DVI interface can be adopted to transmit high-resolution image video signals in a full-high-definition display, the picture is finer and finer, and the signal interference is not easy to occur.
The FPGA working module 7 can integrate and pack a plurality of paths of electric signals into one path of signal, and sends the signal out through one path of optical fiber, so that the simultaneous transmission of various communication interfaces can be met, the optical fiber resource is saved, and the efficiency is improved.
The peripheral function circuit of the FPGA working module 7 comprises a DDR double data rate synchronous dynamic random access memory and has strong data storage capacity; the clock system can provide two paths of adjustable clocks besides a fixed system clock, meets the requirements of different application environments on the clocks, and is flexible and convenient to use.
And signal paths formed by the signal connectors, the interface chip, the FPGA and the VPX connector in the board card are subjected to signal integrity and power integrity simulation design through electromagnetic simulation software, so that the transmission quality of high-speed serial signals is ensured. The single channel of the QSFP optical module can realize the transmission rate of 10Gbps and the conversion from a high-rate electric signal to an optical signal.
Although the present invention has been described with reference to the preferred embodiments, it is not intended to limit the present invention, and those skilled in the art can make variations and modifications of the present invention without departing from the spirit and scope of the present invention by using the methods and technical contents disclosed above.
Claims (8)
1. The utility model provides a compatible multiple communication interface's photoelectric transmission board card which characterized in that: the device comprises a VPX connector (1), a QSFP optical module (2), a VGA signal processing circuit (3), a USB signal processing circuit (4), a PS/2 signal processing circuit (5), an RS422 signal receiving circuit (6), an FPGA working module (7), a PCB (9) and a DVI signal processing circuit (10); the VPX connector (1), the QSFP optical module (2), the VGA signal processing circuit (3), the USB signal processing circuit (4), the PS/2 signal processing circuit (5), the RS422 signal receiving circuit (6), the FPGA working module (7) and the DVI signal processing circuit (10) are all arranged on the PCB (9);
VGA signal processing circuit (3): receiving RGB analog image signals transmitted from the outside, carrying out analog-to-digital conversion processing on the RGB image signals to generate 8-bit digital RGB image signals, and transmitting the digital RGB image signals to an FPGA working module (7);
USB interface signal processing circuit (4): receiving USB interface signals transmitted by external mouse key equipment and the like, carrying out communication mode conversion processing on the USB interface signals, generating asynchronous serial UART signals, and transmitting the asynchronous serial UART signals to an FPGA working module (7);
PS/2 signal processing circuit (5): receiving a clock and data signal transmitted by external PS/2 interface equipment, performing level conversion processing on the clock and data signal to generate a clock and data signal suitable for a subsequent level standard, and transmitting the clock and data signal suitable for the subsequent level standard to an FPGA working module (7);
RS422 signal processing circuit (6): receiving RS422 differential digital signals transmitted from the outside, carrying out differential to single-ended conversion and level conversion processing on the RS422 differential digital signals, generating single-ended digital signals suitable for the level standard of the FPGA working module (7), and transmitting the single-ended digital signals suitable for the level standard of the FPGA working module (7) to the FPGA working module (7); meanwhile, serial data transmitted by the FPGA working module (7) is received, single-end-to-differential processing is carried out, RS422 differential digital signals are generated, and the RS422 differential digital signals are transmitted to external equipment;
DVI signal processing circuit (10): receiving DVI video image signals transmitted by the VPX photoelectric connector (1), receiving and decoding the video image signals to generate 24-bit pixel data, and transmitting the pixel data to the FPGA working module (7);
FPGA working module (7): receiving a PCIe signal transmitted by the VPX photoelectric connector (1); meanwhile, digital RGB image signals transmitted by the VGA signal processing circuit (3) are received; receiving an asynchronous serial port UART signal transmitted by the USB interface signal processing circuit (4); receiving clock and data signals which are transmitted by the PS/2 signal processing circuit (5) and are suitable for the subsequent level standard; receiving a single-ended digital signal which is transmitted by an RS422 signal processing circuit (6) and is suitable for the level standard of an FPGA working module (7); receiving pixel data transmitted from a DVI signal processing circuit (10); carrying out data packing and integration coding processing, and transmitting through an internal high-speed serial interface to generate 4 paths of high-speed serial data; transmitting the 4-path high-speed serial data to a QSFP optical module (2); receiving 4 paths of high-speed signals transmitted by the QSFP optical module (2); decoding the 4-path high-speed signal, recovering serial data, and sending the serial data to an RS422 signal processing circuit (6);
QSFP optical module (2): receiving 4 paths of high-speed serial data transmitted by the FPGA working module (7); performing electric-optical conversion processing to generate 4 paths of optical signals, and transmitting the 4 paths of optical signals to the VPX photoelectric connector (1); receiving 4 paths of optical signals transmitted by the VPX photoelectric connector (1), performing photoelectric conversion processing to generate 4 paths of high-speed signals, and transmitting the 4 paths of high-speed signals to the FPGA working module (7);
VPX optoelectronic connector (1): receiving 4 paths of optical signals transmitted by the QSFP optical module (2) and outputting the optical signals to external equipment; receiving 4 paths of optical signals transmitted by external equipment; and transmitting the 4 paths of optical signals to the QSFP optical module (2).
2. The optical-electrical transmission board card compatible with multiple communication interfaces of claim 1, wherein: the VGA signal processing circuit (3) comprises a DB15 connector (18), an anti-static chip (29) and a VGA interface chip (19);
the DB15 connector (18) receives RGB analog image signals transmitted from the outside and sends the RGB analog image signals to the anti-static chip (29);
antistatic chip (29): receiving RGB analog image signals transmitted by the DB15 connector (18), performing electrostatic protection processing on the RGB analog image signals, and transmitting the RGB analog image signals after the electrostatic protection processing to the VGA interface chip (19);
VGA interface chip (19): and receiving the RGB analog image signals after the electrostatic protection processing transmitted by the anti-static chip (29), performing analog-to-digital conversion processing to generate 8-bit digital RGB image signals, and transmitting the digital RGB image signals to the FPGA working module (7).
3. The optical-electrical transmission board card compatible with multiple communication interfaces as claimed in claim 2, wherein: the RS422 signal processing circuit (6) comprises a DB9 connector (24), an RS422 receiving chip (25), an RS422 driving chip (11) and a level conversion chip (33);
DB9 connector (24): receiving RS422 differential digital signals transmitted from the outside, and sending the RS422 differential digital signals to an RS422 receiving chip (25); receiving an RS422 differential digital signal transmitted by an RS422 driving chip (11), and transmitting the RS422 differential digital signal to external equipment;
RS422 receiving chip (25): receiving the RS422 differential digital signals transmitted by the DB9 connector (24), carrying out differential-to-single-ended conversion on the RS422 differential digital signals to generate single-ended signals, and transmitting the single-ended signals to the level conversion chip (30);
level conversion chip (30): receiving the single-ended signal transmitted by the RS422 receiving chip (25), performing level conversion processing on the single-ended signal to generate a single-ended digital signal suitable for the level standard of the FPGA working module (7), and transmitting the single-ended digital signal suitable for the level standard of the FPGA working module (7) to the FPGA working module (7); receiving serial data transmitted by the FPGA working module (7), performing reverse level conversion processing to generate serial data after reverse level conversion, and transmitting the serial data after reverse level conversion to an RS422 driving chip (11);
RS422 driver chip (11): receiving serial data after reverse level conversion transmitted by a level conversion chip (30), and performing single-ended to differential processing to generate RS422 differential digital signals; the RS422 differential digital signal is sent to the DB9 connector (24).
4. The optical-electrical transmission board card compatible with multiple communication interfaces as claimed in claim 3, wherein: a crystal oscillator circuit (26) and a multi-channel clock generating circuit (27) are arranged in the FPGA working module (7); the crystal oscillator circuit (26) generates a clock signal and sends the clock signal to the multi-path clock generating circuit (27); the multi-path clock generating circuit (27) generates various clock frequency outputs according to requirements and provides clocks for the module circuits.
5. The optical-electrical transmission board card compatible with multiple communication interfaces as claimed in claim 4, wherein: the QSFP optical module (2) is a four-channel transceiving channel, the single-channel transmission rate is 10Gbps, the transmission optical wavelength is 850nm, and the optical fiber interface adopts an MPO/MTP type interface.
6. The optical-electrical transmission board card compatible with multiple communication interfaces of claim 5, wherein: the PCB (9) adopts a standard 6U board card, and electrostatic discharge copper sheets (12) are arranged on the upper side and the lower side of the PCB (9), so that electrostatic damage generated when the board card is plugged is reduced; the QSFP optical module (2) is arranged on the PCB (9) and is grooved, so that the QSFP optical module (2) can be conveniently plugged and pulled out.
7. The optical-electrical transmission board card compatible with multiple communication interfaces as claimed in claim 6, wherein: the VPX connector (1) is provided with an external power supply input interface (13), a DVI signal interface (14), a PCIe signal communication interface (15) and an optical fiber interface (16); the external power supply input interface (13), the DVI signal interface (14), the PCIe signal communication interface (15) and the optical fiber interface (16) are all arranged on the side wall of the VPX connector (1); the optical fiber interface (16) is interconnected with the QSFP optical module (2); the remaining interfaces provide custom extensions.
8. The optical-electrical transmission board card compatible with multiple communication interfaces as claimed in claim 7, wherein: the temperature range of the normal work of the PCB (9) is as follows: -40 ℃ to 85 ℃.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010850717.0A CN112187362B (en) | 2020-08-21 | 2020-08-21 | Photoelectric transmission board card compatible with various communication interfaces |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010850717.0A CN112187362B (en) | 2020-08-21 | 2020-08-21 | Photoelectric transmission board card compatible with various communication interfaces |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112187362A true CN112187362A (en) | 2021-01-05 |
| CN112187362B CN112187362B (en) | 2021-09-07 |
Family
ID=73924259
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010850717.0A Active CN112187362B (en) | 2020-08-21 | 2020-08-21 | Photoelectric transmission board card compatible with various communication interfaces |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112187362B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114050865A (en) * | 2021-10-13 | 2022-02-15 | 武汉光迅科技股份有限公司 | Data transmission device, chip and electronic equipment |
| CN114301526A (en) * | 2021-12-20 | 2022-04-08 | 北京计算机技术及应用研究所 | PXIe-based one-to-many optical fiber communication board card |
| CN115114202A (en) * | 2022-06-24 | 2022-09-27 | 哈尔滨诺信工大测控技术有限公司 | Embedded WEB server based on optical fiber communication interface extension |
Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11331868A (en) * | 1998-05-12 | 1999-11-30 | Toshiba Corp | Signal processing unit for digital still camera |
| US20030208779A1 (en) * | 2002-04-15 | 2003-11-06 | Green Samuel I. | System and method for transmitting digital video over an optical fiber |
| US20080068683A1 (en) * | 2006-09-19 | 2008-03-20 | Tohru Kanno | Read signal processor, image reading apparatus, and image forming apparatus |
| CN103793355A (en) * | 2014-01-08 | 2014-05-14 | 西安电子科技大学 | General signal processing board card based on multi-core DSP (digital signal processor) |
| CN104113740A (en) * | 2014-07-28 | 2014-10-22 | 中国科学院光电技术研究所 | Mixed format signal optical fiber transmission device |
| CN105045549A (en) * | 2015-06-22 | 2015-11-11 | 中航光电科技股份有限公司 | VGA and PS/2 signal transmission system based on FPGA |
| CN105119681A (en) * | 2015-06-25 | 2015-12-02 | 中国船舶重工集团公司第七二四研究所 | Radar signal wavelength division multiplexing module design method based on VPX platform |
| CN106788732A (en) * | 2015-11-24 | 2017-05-31 | 上海航天科工电器研究院有限公司 | A kind of Low speed photo modular converter |
| CN206946438U (en) * | 2017-05-08 | 2018-01-30 | 广州美凯信息技术股份有限公司 | A kind of multi-source board based on optical fiber kvm system |
| CN206946462U (en) * | 2017-05-08 | 2018-01-30 | 广州美凯信息技术股份有限公司 | A kind of optical fiber kvm system |
| CN207731258U (en) * | 2018-02-06 | 2018-08-14 | 国蓉科技有限公司 | A kind of VPX high speed memory modules |
| CN110838878A (en) * | 2019-10-22 | 2020-02-25 | 中船九江精达科技股份有限公司 | Optical fiber rotary transmission system integrating high-speed image signals and serial port signals |
| CN210627192U (en) * | 2019-09-05 | 2020-05-26 | 四川赛狄信息技术股份公司 | VPX signal processing system |
| CN111367837A (en) * | 2020-03-03 | 2020-07-03 | 山东超越数控电子股份有限公司 | Data interface board of reconfigurable radar signal processing hardware platform |
-
2020
- 2020-08-21 CN CN202010850717.0A patent/CN112187362B/en active Active
Patent Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11331868A (en) * | 1998-05-12 | 1999-11-30 | Toshiba Corp | Signal processing unit for digital still camera |
| US20030208779A1 (en) * | 2002-04-15 | 2003-11-06 | Green Samuel I. | System and method for transmitting digital video over an optical fiber |
| US20080068683A1 (en) * | 2006-09-19 | 2008-03-20 | Tohru Kanno | Read signal processor, image reading apparatus, and image forming apparatus |
| CN103793355A (en) * | 2014-01-08 | 2014-05-14 | 西安电子科技大学 | General signal processing board card based on multi-core DSP (digital signal processor) |
| CN104113740A (en) * | 2014-07-28 | 2014-10-22 | 中国科学院光电技术研究所 | Mixed format signal optical fiber transmission device |
| CN105045549A (en) * | 2015-06-22 | 2015-11-11 | 中航光电科技股份有限公司 | VGA and PS/2 signal transmission system based on FPGA |
| CN105119681A (en) * | 2015-06-25 | 2015-12-02 | 中国船舶重工集团公司第七二四研究所 | Radar signal wavelength division multiplexing module design method based on VPX platform |
| CN106788732A (en) * | 2015-11-24 | 2017-05-31 | 上海航天科工电器研究院有限公司 | A kind of Low speed photo modular converter |
| CN206946438U (en) * | 2017-05-08 | 2018-01-30 | 广州美凯信息技术股份有限公司 | A kind of multi-source board based on optical fiber kvm system |
| CN206946462U (en) * | 2017-05-08 | 2018-01-30 | 广州美凯信息技术股份有限公司 | A kind of optical fiber kvm system |
| CN207731258U (en) * | 2018-02-06 | 2018-08-14 | 国蓉科技有限公司 | A kind of VPX high speed memory modules |
| CN210627192U (en) * | 2019-09-05 | 2020-05-26 | 四川赛狄信息技术股份公司 | VPX signal processing system |
| CN110838878A (en) * | 2019-10-22 | 2020-02-25 | 中船九江精达科技股份有限公司 | Optical fiber rotary transmission system integrating high-speed image signals and serial port signals |
| CN111367837A (en) * | 2020-03-03 | 2020-07-03 | 山东超越数控电子股份有限公司 | Data interface board of reconfigurable radar signal processing hardware platform |
Non-Patent Citations (2)
| Title |
|---|
| VEYSEL YÜCESOY; FATIH DEMIR; DENIZ DURUSU: "Using a common test infrastructure for standardized interfaces", 《2014 IEEE AUTOTEST》 * |
| 吴贺: "多通道数字光电转换系统的设计与实现", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114050865A (en) * | 2021-10-13 | 2022-02-15 | 武汉光迅科技股份有限公司 | Data transmission device, chip and electronic equipment |
| CN114301526A (en) * | 2021-12-20 | 2022-04-08 | 北京计算机技术及应用研究所 | PXIe-based one-to-many optical fiber communication board card |
| CN114301526B (en) * | 2021-12-20 | 2023-09-26 | 北京计算机技术及应用研究所 | PXIe-based one-to-many optical fiber communication board card |
| CN115114202A (en) * | 2022-06-24 | 2022-09-27 | 哈尔滨诺信工大测控技术有限公司 | Embedded WEB server based on optical fiber communication interface extension |
| CN115114202B (en) * | 2022-06-24 | 2023-08-29 | 哈尔滨诺信工大测控技术有限公司 | Embedded WEB Server Based on Optical Fiber Communication Interface Expansion |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112187362B (en) | 2021-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112187362B (en) | Photoelectric transmission board card compatible with various communication interfaces | |
| US20180033402A1 (en) | Head-wearable display device | |
| CN108107975B (en) | Portable docking station | |
| EP3618451A1 (en) | Interface switching circuit and device | |
| CN216817397U (en) | Backboard and conversion card | |
| CN212343803U (en) | Network connection device of OPS equipment and conference tablet thereof | |
| CN210246906U (en) | Optical fiber matrix switch transmission device and conversion interface device | |
| CN201667070U (en) | Combined structure of Mini PCI-E display card and output module | |
| CN204948223U (en) | A kind of chromacoder based on programming device | |
| CN218866471U (en) | Multifunctional chip circuit based on CPU | |
| CN217904525U (en) | Signal converter, docking station and electronic equipment | |
| CN217932698U (en) | Computer system | |
| TW201426321A (en) | An interface extension device | |
| CN207303601U (en) | A kind of VR/AR connection cables | |
| CN212278336U (en) | Backboard and video processing equipment | |
| CN215187068U (en) | FPD-Link-based long-distance screen display circuit | |
| CN210577891U (en) | Power supply terminal and wearable system | |
| CN110854948B (en) | Power supply terminal and wearable system | |
| CN213213650U (en) | Video access card and LED display controller | |
| CN214042270U (en) | KVM switch based on Type-C port | |
| CN111277726A (en) | Video processing apparatus | |
| CN218214116U (en) | Multifunctional audio-video converter for screen projection | |
| CN217182570U (en) | Interface switching device | |
| CN110990326A (en) | High-speed PCI Express switching drive unit for ATCA framework | |
| CN210983387U (en) | Base of display |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |