CN112131808A - 一种基于节点扇出源追踪与迭代消减技术的组合与时序电路可靠性度量方法 - Google Patents
一种基于节点扇出源追踪与迭代消减技术的组合与时序电路可靠性度量方法 Download PDFInfo
- Publication number
- CN112131808A CN112131808A CN202010883895.3A CN202010883895A CN112131808A CN 112131808 A CN112131808 A CN 112131808A CN 202010883895 A CN202010883895 A CN 202010883895A CN 112131808 A CN112131808 A CN 112131808A
- Authority
- CN
- China
- Prior art keywords
- circuit
- node
- fopt
- fanout
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005516 engineering process Methods 0.000 title claims abstract description 8
- 238000000691 measurement method Methods 0.000 title claims abstract description 5
- 239000011159 matrix material Substances 0.000 claims abstract description 45
- 230000007704 transition Effects 0.000 claims abstract description 19
- 238000012546 transfer Methods 0.000 claims abstract description 5
- 238000000034 method Methods 0.000 claims description 30
- 238000004458 analytical method Methods 0.000 claims description 4
- 238000004364 calculation method Methods 0.000 abstract description 5
- 238000005259 measurement Methods 0.000 description 4
- 238000013528 artificial neural network Methods 0.000 description 1
- 238000013398 bayesian method Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/3312—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/02—Reliability analysis or reliability optimisation; Failure analysis, e.g. worst case scenario performance, failure mode and effects analysis [FMEA]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
Description
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010883895.3A CN112131808B (zh) | 2020-08-28 | 2020-08-28 | 一种基于节点扇出源追踪与迭代消减技术的组合与时序电路可靠性度量方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010883895.3A CN112131808B (zh) | 2020-08-28 | 2020-08-28 | 一种基于节点扇出源追踪与迭代消减技术的组合与时序电路可靠性度量方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112131808A true CN112131808A (zh) | 2020-12-25 |
CN112131808B CN112131808B (zh) | 2023-11-14 |
Family
ID=73847636
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010883895.3A Active CN112131808B (zh) | 2020-08-28 | 2020-08-28 | 一种基于节点扇出源追踪与迭代消减技术的组合与时序电路可靠性度量方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112131808B (zh) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101764413A (zh) * | 2009-11-25 | 2010-06-30 | 中国电力科学研究院 | 一种大规模风电集中接入电网的系统仿真方法 |
CN102621477A (zh) * | 2012-03-19 | 2012-08-01 | 北京大学 | 基于归一化延迟概率分布的小延迟缺陷测试方法 |
CN107871035A (zh) * | 2017-09-27 | 2018-04-03 | 浙江工业大学 | 一种快速有效的电路输入向量敏感性计算方法 |
CN110610036A (zh) * | 2019-08-30 | 2019-12-24 | 浙江工业大学 | 一种面向输入向量的rtl级电路可靠性计算方法 |
-
2020
- 2020-08-28 CN CN202010883895.3A patent/CN112131808B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101764413A (zh) * | 2009-11-25 | 2010-06-30 | 中国电力科学研究院 | 一种大规模风电集中接入电网的系统仿真方法 |
CN102621477A (zh) * | 2012-03-19 | 2012-08-01 | 北京大学 | 基于归一化延迟概率分布的小延迟缺陷测试方法 |
CN107871035A (zh) * | 2017-09-27 | 2018-04-03 | 浙江工业大学 | 一种快速有效的电路输入向量敏感性计算方法 |
CN110610036A (zh) * | 2019-08-30 | 2019-12-24 | 浙江工业大学 | 一种面向输入向量的rtl级电路可靠性计算方法 |
Also Published As
Publication number | Publication date |
---|---|
CN112131808B (zh) | 2023-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Krishnaswamy et al. | Probabilistic transfer matrices in symbolic reliability analysis of logic circuits | |
CN115146579A (zh) | 一种数字集成电路布线后路径延时预测方法 | |
CN106570293B (zh) | 一种基于eptm模型的电路信号可靠性的概率计算方法 | |
Li et al. | A BMAP/G/1 retrial queue with a server subject to breakdowns and repairs | |
CN104215893A (zh) | 基于信号概率的电路可靠性评估方法 | |
CN116522334A (zh) | 基于图神经网络的rtl级硬件木马检测方法及存储介质 | |
Hahanov et al. | Qubit-driven fault simulation | |
CN115293078B (zh) | 集成电路的节点改写方法、装置、电子设备及介质 | |
CN104486222B (zh) | 基于蚁群优化算法的小时延缺陷测试关键路径选择方法 | |
US11232174B1 (en) | SAT solver based on interpretation and truth table analysis | |
Gharibi et al. | Vector-logic computing for faults-as-address deductive simulation | |
CN111797979A (zh) | 基于lstm模型的振动传递系统 | |
Lu et al. | A methodology for identifying critical sequential circuits with graph convolutional networks | |
CN105372579B (zh) | 一种快速有效的电路单元重要性测度方法 | |
Xiao et al. | Circuit reliability prediction based on deep autoencoder network | |
CN108829908B (zh) | 一种基于深度自编码器网络的电路结构可靠性预测方法 | |
Ardakani et al. | Training linear finite-state machines | |
CN118607434A (zh) | 一种基于图神经网络的预路由时序预测系统 | |
CN112131808A (zh) | 一种基于节点扇出源追踪与迭代消减技术的组合与时序电路可靠性度量方法 | |
Shao et al. | An efficient GCN accelerator based on workload reorganization and feature reduction | |
Song et al. | Novel graph processor architecture | |
Rakesh et al. | Glaape: Graph learning assisted average power estimation for gate-level combinational designs | |
CN115994507A (zh) | 基于时间窗图模型的时序电路关键性节点定位方法及设备 | |
CN110135005B (zh) | 一种基于剪枝策略的关键性电路单元定位方法 | |
CN110175352B (zh) | 一种基于评分机制的敏感性电路单元度量方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20231019 Address after: No. B3-29, Fenghuo Hardware Building Materials and Plumbing Market, Baishazhou Avenue, Hongshan District, Wuhan City, Hubei Province, 430000 Applicant after: Wuhan Pengzhou Technology Co.,Ltd. Address before: The city Zhaohui six districts Chao Wang Road Hangzhou City, Zhejiang province 310014 18 Applicant before: JIANG University OF TECHNOLOGY Effective date of registration: 20231019 Address after: 224000 East Side of Chengqiao Road, Xiangshui County, Yancheng City, Jiangsu Province Applicant after: XIANGSHUI POWER SUPPLY BRANCH COMPANY, STATE GRID JIANGSU ELECTRIC POWER Co. Applicant after: Xiangshui Xingyuan Electric Branch of Yancheng Electric Power Design Institute Co.,Ltd. Applicant after: YANCHENG POWER SUPPLY BRANCH, STATE GRID JIANGSU ELECTRIC POWER Co.,Ltd. Address before: No. B3-29, Fenghuo Hardware Building Materials and Plumbing Market, Baishazhou Avenue, Hongshan District, Wuhan City, Hubei Province, 430000 Applicant before: Wuhan Pengzhou Technology Co.,Ltd. |
|
TA01 | Transfer of patent application right | ||
GR01 | Patent grant | ||
GR01 | Patent grant |