CN112034947B - Backboard design system for enhancing server hard disk compatibility and parameter tuning method - Google Patents
Backboard design system for enhancing server hard disk compatibility and parameter tuning method Download PDFInfo
- Publication number
- CN112034947B CN112034947B CN202010906900.8A CN202010906900A CN112034947B CN 112034947 B CN112034947 B CN 112034947B CN 202010906900 A CN202010906900 A CN 202010906900A CN 112034947 B CN112034947 B CN 112034947B
- Authority
- CN
- China
- Prior art keywords
- hard disk
- signal enhancement
- enhancement module
- backboard
- logic chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000002708 enhancing effect Effects 0.000 title claims abstract description 24
- 238000000034 method Methods 0.000 title claims abstract description 24
- 238000013461 design Methods 0.000 title claims abstract description 19
- 239000000758 substrate Substances 0.000 claims abstract description 7
- 238000012360 testing method Methods 0.000 claims description 36
- 238000004891 communication Methods 0.000 claims description 17
- 238000011056 performance test Methods 0.000 claims description 11
- 230000008569 process Effects 0.000 claims description 5
- 238000012163 sequencing technique Methods 0.000 claims description 2
- 230000032683 aging Effects 0.000 abstract description 6
- 238000005457 optimization Methods 0.000 abstract description 5
- 230000003044 adaptive effect Effects 0.000 abstract description 4
- 230000000694 effects Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000001965 increasing effect Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 206010063385 Intellectualisation Diseases 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
- G06F1/183—Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
- G06F1/187—Mounting of fixed and removable disk drives
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
The invention provides a backboard design system and a parameter optimization method for enhancing the compatibility of a server hard disk, which comprises a mainboard, a hard disk backboard, a programmable logic chip and a signal enhancement module, wherein the programmable logic chip and the signal enhancement module are positioned on the hard disk backboard; the signal enhancement module is communicated with the editable logic chip and the substrate management controller on the mainboard through I2C signals respectively; the editable logic chip is used for storing the corresponding relation information of the hard disk backboard where the hard disk is located and the channel of the signal enhancement module and the position of the hard disk; and the baseboard management controller acquires the corresponding relation information, performs parameter tuning on the hard disk under the whole computer, and takes the tuned parameter value as a final setting value of the channel corresponding to the signal enhancement module. Based on the system, the invention also provides a backboard parameter optimization method, realizes the function of optimally matching the signal intensity of each hard disk channel, solves the problems of individual difference and aging of the adaptive hard disk and the cable, and has the advantages of simple and easy hardware architecture, high realizability and low cost.
Description
Technical Field
The invention belongs to the technical field of server hard disk backboard design, and particularly relates to a backboard design system and a parameter tuning method for enhancing server hard disk compatibility.
Background
With the rapid development of cloud computing and big data technologies, the informatization and intellectualization trends of the current society are increasingly accelerated, and a server is used as a core device of an informatization system, so that the requirements on data processing speed and storage capacity are higher and higher. The demand for large-capacity storage servers in the market is continuously increased, and the hard disk backboard is used as an important component for hard disk expansion of the server, is a transmission medium for data interaction between the main board and the hard disk, and plays a decisive role in the stability and reliability of the whole link. The server mainboard and the hard disk backboard are connected through cables, but are limited by structural limitation and wiring attractive requirements, the problem that the signal attenuation is serious due to the fact that the length of the cables from the mainboard to the hard disk backboard is long exists, in order to guarantee the performance of a hard disk, a Redriver chip needs to be placed on the backboard or a Redriver card needs to be added between the mainboard and the hard disk backboard, and the function of high-speed signal enhancement is achieved. However, the fixed driver chip firmware is adopted by the board card in the existing scheme, the reusability for different application scenes is poor, the problems of difference and aging between hard disks and cable individuals are not considered, and the optimal parameter matching effect is not achieved.
As shown in fig. 1, a schematic diagram of a design structure of a hard disk backplane in the prior art is given, a driver chip (signal enhancement module) is placed on the hard disk backplane, or a driver card (signal enhancement module) is added between a motherboard and the hard disk backplane, so as to implement a function of high-speed signal enhancement. The driver chip stores firmware through the plug-in EEPROM, parameters of each channel of the driver chip are determined through actual debugging, and a final firmware programming version is generated to be used for subsequent board card production. The prior scheme adopts fixed driver chip firmware, has poor reusability for different application scenes, does not consider the problems of difference and aging between hard disk and cable individuals, and does not achieve the optimal parameter matching effect.
Disclosure of Invention
In order to solve the technical problems, the invention provides a backplane design system for enhancing the compatibility of a server hard disk and a parameter optimization method, which realize the function of optimally matching the signal intensity of each hard disk channel and solve the problems of individual difference and aging of adaptive hard disks and cables.
In order to achieve the purpose, the invention adopts the following technical scheme:
the backboard design system for enhancing the compatibility of the server hard disk comprises a mainboard, a hard disk backboard, a programmable logic chip and a signal enhancement module, wherein the programmable logic chip and the signal enhancement module are positioned on the hard disk backboard;
the signal enhancement module is communicated with the editable logic chip and the substrate management controller on the mainboard through I2C signals respectively; the editable logic chip is used for storing the corresponding relation information of the hard disk backboard where the hard disk is located and the channel of the signal enhancement module and the position of the hard disk; and the substrate management controller acquires the corresponding relation information, performs parameter tuning on a hard disk under the whole machine, and takes the tuned parameter value as a final setting value of a channel corresponding to the signal enhancement module.
Further, the obtaining, by the baseboard management controller, the correspondence information and before performing parameter tuning on the hard disk under the whole computer, further includes: in the hard disk backboard test, a group of default parameter values of the signal enhancement module are determined through actual test and waveform comparison.
Further, the process of acquiring the corresponding relationship information and performing parameter tuning on the hard disk under the whole computer by the baseboard management controller is as follows:
using the default parameter value to perform performance test on the hard disk;
taking N groups of numerical values upwards and downwards based on the default parameter values, and executing hard disk tests for M times aiming at each group of numerical values; after the test is finished, taking an average value X of the M times of test data;
sorting the average values X to obtain the maximum average value X and the corresponding target parameter value; and the target parameter value is used as a final setting value of a channel corresponding to the signal enhancement module.
Furthermore, the mainboard comprises a CPU, a platform control center, a substrate management controller and a plurality of mainboard connectors;
the CPU is connected with the first main board connector through a PCIE signal; the platform control center is connected with a second mainboard connector through an SAS signal or an SATA signal; the baseboard management controller is connected to the third board connector through an I2C signal.
Furthermore, the hard disk backplane comprises an editable logic chip, 2 signal enhancement modules, a plurality of hard disk backplane connectors and a plurality of communication interfaces;
the editable logic chip is respectively connected with the third hard disk backplane connector, the first signal increasing module and the second signal enhancing module through I2C signals;
the first signal enhancement module is also connected with a first hard disk backplane connector and a first communication interface through PCIE signals respectively;
and the second signal enhancement module is also connected with a second hard disk backplane connector and a second communication interface respectively through SAS signals or SATA signals.
Further, the first motherboard connector is in communication connection with the first hard disk backplane connector; the second main board connector is in communication connection with a second hard disk backplane connector; and the third main board connector is in communication connection with a third hard disk backplane connector.
Further, the hard disk backplane types include a PCIe hard disk backplane, an SAS hard disk backplane, and an SATA hard disk backplane.
A backboard parameter tuning method for enhancing server hard disk compatibility is realized based on a backboard design system for enhancing server hard disk compatibility, and comprises the following steps:
in the hard disk backboard test, a group of default parameter values of the signal enhancement module are determined through actual test and waveform comparison;
using the default parameter value to perform performance test on the hard disk;
taking N groups of numerical values upwards and downwards based on the default parameter values, and executing hard disk tests for M times aiming at each group of numerical values; after the test is finished, taking an average value X of the M times of test data;
and sequencing the average value X to obtain the maximum average value X and the corresponding target parameter value.
Further, the method further comprises using the target parameter value as a final setting value of a channel corresponding to the signal enhancement module.
The effect provided in the summary of the invention is only the effect of the embodiment, not all the effects of the invention, and one of the above technical solutions has the following advantages or beneficial effects:
the invention provides a backboard design system and a parameter optimization method for enhancing the compatibility of a server hard disk, which comprises a mainboard, a hard disk backboard, a programmable logic chip and a signal enhancement module, wherein the programmable logic chip and the signal enhancement module are positioned on the hard disk backboard; the signal enhancement module is communicated with the editable logic chip and the substrate management controller on the mainboard through I2C signals respectively; the editable logic chip is used for storing the corresponding relation information of the hard disk backboard where the hard disk is located and the channel of the signal enhancement module and the position of the hard disk; and the baseboard management controller acquires the corresponding relation information, performs parameter tuning on the hard disk under the whole computer, and takes the tuned parameter value as a final setting value of the channel corresponding to the signal enhancement module. The invention provides a backboard design system for enhancing the compatibility of a server hard disk and also provides a backboard parameter optimizing method for enhancing the compatibility of the server hard disk, wherein the method comprises the steps of determining a group of default parameter values of a signal enhancement module through actual test and waveform comparison in the test of the backboard of the hard disk; carrying out performance test on the hard disk by using default parameter values; taking N groups of values upwards and downwards based on the default parameter values, and executing hard disk tests for M times aiming at each group of values; and after the test is finished, taking an average value X of the test data of M times, and taking the target parameter value as a final setting value of a channel corresponding to the signal enhancement module. The invention removes the EEPROM of the signal enhancement module firmware stored on the backboard, and changes the EEPROM into the BMC to set each channel parameter of the signal enhancement module through the I2C bus. The parameter tuning work is carried out under the system by matching with the hard disk performance test function, the optimal parameter value of the channel is determined by comparing the hard disk performance test data of different parameters, and the function of optimally matching the signal intensity of each hard disk channel is realized. The invention realizes the function of optimally matching the signal intensity of each hard disk channel, solves the problems of individual difference and aging of the adaptive hard disk and the cable, and has simple and easy software and hardware architecture, high realizability and low cost.
The invention saves an EEPROM on the basis of the prior technical scheme, reduces the cost and saves the layout space of the PCB. Need not onboard signal enhancement module firmware, be applicable to multiple application scenario, reinforcing backplate reusability. And in combination with the function of hard disk performance test under the system, parameters of each channel of the signal enhancement module are flexibly configured through I2C, the optimal parameters are adapted, and the signal quality is improved. And aiming at the application scene that the hard disk and the cable are aged after being used for a long time, parameter optimization can be carried out through a manual calibration function.
Drawings
FIG. 1 is a schematic diagram of a design structure of a backplane of a hard disk of a server in the prior art;
fig. 2 is a schematic structural diagram of a backplane design system for enhancing the compatibility of a server hard disk according to embodiment 1 of the present invention;
fig. 3 is a flowchart of a backplane parameter tuning method for enhancing the compatibility of a server hard disk according to embodiment 2 of the present invention.
Detailed Description
In order to clearly explain the technical features of the present invention, the present invention will be explained in detail by the following embodiments and the accompanying drawings. The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. To simplify the disclosure of the present invention, the components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. It should be noted that the components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and procedures are omitted so as to not unnecessarily limit the invention.
Example 1
The embodiment 1 of the invention provides a backboard design system for enhancing the compatibility of a server hard disk, which comprises a mainboard, a hard disk backboard, a programmable logic chip and a signal enhancement module, wherein the programmable logic chip and the signal enhancement module are positioned on the hard disk backboard.
The signal enhancement module is communicated with the editable logic chip and the substrate management controller on the mainboard through I2C signals respectively; the editable logic chip is used for storing the corresponding relation information of the hard disk backboard where the hard disk is located and the channel of the signal enhancement module and the position of the hard disk; and the baseboard management controller acquires the corresponding relation information, performs parameter tuning on the hard disk under the whole computer, and takes the tuned parameter value as a final setting value of the channel corresponding to the signal enhancement module.
Fig. 2 is a schematic structural diagram of a backplane design system for enhancing the compatibility of a server hard disk according to embodiment 1 of the present invention.
The mainboard comprises a CPU, a platform control center, a baseboard management controller and a plurality of mainboard connectors; the CPU is connected with the first board connector through a PCIE signal; the platform control center is connected with the second motherboard connector through SAS signals or SATA signals; the baseboard management controller is connected to the third board connector via an I2C signal.
The hard disk backboard comprises an editable logic chip, 2 signal enhancement modules, a plurality of hard disk backboard connectors and a plurality of communication interfaces; the editable logic chip is respectively connected with the third hard disk backplane connector, the first signal increasing module and the second signal enhancing module through I2C signals; the first signal enhancement module is also connected with the first hard disk backplane connector and the first communication interface through PCIE signals respectively; the second signal enhancement module is also connected with a second hard disk backplane connector and a second communication interface through SAS signals or SATA signals respectively.
The first mainboard connector is in communication connection with the first hard disk backplane connector; the second main board connector is in communication connection with the second hard disk backplane connector; and the third main board connector is in communication connection with the third hard disk backplane connector.
The signal enhancement module of the invention adopts a driver chip, and the signal enhancement module of the invention is not limited to the driver chip listed in the embodiment 1.
The Baseboard Management Controller (BMC) sets each channel parameter of the Redriver chip through the I2C bus, and does not need to use an external EEPROM for storing firmware. The editable logic Chip (CPLD) is mounted under the same I2C bus as a slave device, the corresponding relation between the positions of the back panel Redriver chip channel and the hard disk is stored in the editable logic chip, and the Baseboard Management Controller (BMC) performs data interaction with the back panel editable logic Chip (CPLD) through the I2C bus to read the relevant information of the Redriver chip on the back panel. Under the system, a backboard where a certain hard disk in the whole machine is located and a corresponding driver chip channel on the backboard can be obtained through a Baseboard Management Controller (BMC)
Firstly, before parameter tuning, in a hard disk backboard test, a set of default parameter values of a signal enhancement module is determined through actual test and waveform comparison. And verifying the correctness of the parameter setting by matching with a hard disk performance test function under the system.
The process that the baseboard management controller obtains the corresponding relation information and conducts parameter tuning on the hard disk under the whole computer is as follows: and carrying out performance test on the hard disk by using default parameter values. Taking N groups of values upwards and downwards based on the default parameter values, and executing hard disk tests for M times aiming at each group of values; and after the test is finished, taking an average value X of the M times of test data. Sorting the average values X to obtain the maximum average value X and the corresponding target parameter value; and the target parameter value is used as a final setting value of the channel corresponding to the signal enhancement module.
M, N, the greater the value, the more accurate the tuning effect, but the time spent in the tuning process will be correspondingly lengthened, and the compromise selection can be made according to the actual situation.
The invention is suitable for PCIe, SAS and SATA hard disk back plate types and application scenes of connecting an Expander card and a Raid card.
The invention saves an EEPROM on the basis of the prior technical scheme, reduces the cost and saves the layout space of the PCB. The firmware EEPROM of the Redriver chip is removed on the basis of the existing scheme, and the firmware EEPROM is used as an I2C bus from the device to the BMC, and only needs to be slightly changed.
The type selection of the Redriver chip refers to the types of the back plates (PCIe, SAS and SATA), the transmission rate and the number of hard disks, and in addition, the parameters of each channel of the Redriver chip are required to be independently adjustable.
Example 2
Based on the backboard design system for enhancing the server hard disk compatibility, the invention also provides a backboard parameter tuning method for enhancing the server hard disk compatibility. The system comprises but is not limited to the following three conditions for adjusting and optimizing the parameters of the hard disk channel. The first hard disk is used for the first time at the corresponding backboard interface. And secondly, the hard disk model corresponding to the backboard interface is replaced. And thirdly, a hard disk channel calibration button is arranged under the BMC interface, and a calibration action can be executed after a hard disk channel is manually selected.
Fig. 3 is a flowchart of a backplane parameter tuning method for enhancing the compatibility of a server hard disk according to embodiment 2 of the present invention.
In step S301, the process flow is started.
In step S302, a parameter tuning operation is performed on a certain hard disk channel under the entire system.
In step S303, the BMC obtains the backplane where the hard disk is located and the channel corresponding to the driver chip.
In step S304, in the hard disk backplane test, a set of default parameter values of the signal enhancement module is determined through actual test and waveform comparison. And verifying the correctness of the parameter setting by matching with a hard disk performance test function under the system. Using default parameter value to test hard disk performance M times, after test, taking average value X of M times test data1。
In step S305, the default parameter value is setRespectively taking N groups of values upwards and downwards, executing M hard disk tests according to each group of values, and respectively recording average value XN。
In step S306, the maximum average value X is determinedNAnd taking the parameter value corresponding to max as final setting data of the driver chip.
In step S307, the entire flow ends.
The invention realizes the function of optimally matching the signal intensity of each hard disk channel, solves the problems of individual difference and aging of the adaptive hard disk and the cable, and has simple and easy software and hardware architecture, high realizability and low cost.
Although the embodiments of the present invention have been described with reference to the accompanying drawings, the scope of the present invention is not limited thereto. Various modifications and alterations will occur to those skilled in the art based on the foregoing description. And are neither required nor exhaustive of all embodiments. On the basis of the technical scheme of the invention, various modifications or changes which can be made by a person skilled in the art without creative efforts are still within the protection scope of the invention.
Claims (7)
1. The backboard design system for enhancing the compatibility of the server hard disk is characterized by comprising a mainboard, a hard disk backboard, a programmable logic chip and a signal enhancement module, wherein the programmable logic chip and the signal enhancement module are positioned on the hard disk backboard;
the signal enhancement module is communicated with the editable logic chip and the substrate management controller on the mainboard through I2C signals respectively; the editable logic chip is used for storing the corresponding relation information of the hard disk backboard where the hard disk is located and the channel of the signal enhancement module and the position of the hard disk; the baseboard management controller acquires the corresponding relation information, performs parameter tuning on a hard disk under the whole computer, and takes a tuned parameter value as a final setting value of a channel corresponding to the signal enhancement module;
the method for obtaining the corresponding relation information by the baseboard management controller and before carrying out parameter tuning on the hard disk under the whole computer further comprises the following steps: in the hard disk backboard test, a group of default parameter values of the signal enhancement module are determined through actual test and waveform comparison;
the process of parameter tuning is as follows: using the default parameter value to perform performance test on the hard disk;
taking N groups of numerical values upwards and downwards based on the default parameter values, and executing hard disk tests for M times aiming at each group of numerical values; after the test is finished, taking an average value X of the M times of test data;
sorting the average values X to obtain the maximum average value X and the corresponding target parameter value; and the target parameter value is used as a final setting value of a channel corresponding to the signal enhancement module.
2. The system of claim 1, wherein the motherboard comprises a CPU, a platform control center, a baseboard management controller, and a plurality of motherboard connectors;
the CPU is connected with the first main board connector through a PCIE signal; the platform control center is connected with a second mainboard connector through an SAS signal or an SATA signal; the baseboard management controller is connected to the third board connector through an I2C signal.
3. The backplane design system for enhancing server hard disk compatibility of claim 2, wherein the hard disk backplane comprises an editable logic chip, 2 signal enhancement modules, a plurality of hard disk backplane connectors, and a plurality of communication interfaces;
the editable logic chip is respectively connected with the third hard disk backplane connector, the first signal enhancement module and the second signal enhancement module through I2C signals;
the first signal enhancement module is also connected with a first hard disk backplane connector and a first communication interface through PCIE signals respectively;
and the second signal enhancement module is also connected with a second hard disk backplane connector and a second communication interface through SAS signals or SATA signals respectively.
4. The system of claim 3, wherein the first motherboard connector is communicatively coupled to the first hard disk backplane connector; the second main board connector is in communication connection with a second hard disk backplane connector; and the third main board connector is in communication connection with a third hard disk backplane connector.
5. The system of any of claims 1 to 4, wherein the hard disk backplane types include PCIe hard disk backplane, SAS hard disk backplane, and SATA hard disk backplane.
6. A backboard parameter tuning method for enhancing server hard disk compatibility is realized based on the backboard design system for enhancing server hard disk compatibility of any claim 1 to 5, and is characterized by comprising the following steps:
in the hard disk backboard test, a group of default parameter values of the signal enhancement module are determined through actual test and waveform comparison;
using the default parameter values to carry out performance test on the hard disk;
taking N groups of numerical values upwards and downwards based on the default parameter values, and executing hard disk tests for M times aiming at each group of numerical values; after the test is finished, taking an average value X of the M times of test data;
and sequencing the average value X to obtain the maximum average value X and the corresponding target parameter value.
7. The method of claim 6, further comprising using the target parameter value as a final setting value of a channel corresponding to the signal enhancement module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010906900.8A CN112034947B (en) | 2020-09-02 | 2020-09-02 | Backboard design system for enhancing server hard disk compatibility and parameter tuning method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010906900.8A CN112034947B (en) | 2020-09-02 | 2020-09-02 | Backboard design system for enhancing server hard disk compatibility and parameter tuning method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112034947A CN112034947A (en) | 2020-12-04 |
| CN112034947B true CN112034947B (en) | 2022-07-08 |
Family
ID=73590956
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010906900.8A Active CN112034947B (en) | 2020-09-02 | 2020-09-02 | Backboard design system for enhancing server hard disk compatibility and parameter tuning method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112034947B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113872796B (en) * | 2021-08-26 | 2024-04-23 | 浪潮电子信息产业股份有限公司 | Server and node equipment information acquisition method, device, equipment and medium thereof |
| CN113722255A (en) * | 2021-09-01 | 2021-11-30 | 浙江大华技术股份有限公司 | Signal quality processing method, device and system |
| CN114138540B (en) * | 2021-12-08 | 2023-11-03 | 苏州浪潮智能科技有限公司 | Distinguishing structure and method for sharing multiple same boards |
| CN114528236B (en) * | 2022-02-11 | 2023-08-08 | 苏州浪潮智能科技有限公司 | Hard disk backboard communication device, communication method and server |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108170620A (en) * | 2018-01-05 | 2018-06-15 | 郑州云海信息技术有限公司 | A kind of server hard disk extension system and method, hard disk signal enhancing method |
-
2020
- 2020-09-02 CN CN202010906900.8A patent/CN112034947B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108170620A (en) * | 2018-01-05 | 2018-06-15 | 郑州云海信息技术有限公司 | A kind of server hard disk extension system and method, hard disk signal enhancing method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112034947A (en) | 2020-12-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112034947B (en) | Backboard design system for enhancing server hard disk compatibility and parameter tuning method | |
| US10896113B2 (en) | Method for implementing backplane lighting for multiple NVMe hard disks | |
| CN107832199A (en) | Hard disk monitoring system based on CPLD | |
| US7490176B2 (en) | Serial attached SCSI backplane and detection system thereof | |
| CN110795317A (en) | Method and system for realizing lighting of self-adaptive hard disk backboard by using CPLD (complex programmable logic device) | |
| US10140235B2 (en) | Server | |
| CN115480971A (en) | Test card, test method, test device and medium for NVMe hard disk backboard | |
| US20150317092A1 (en) | Disk array system and cable information setting method | |
| US20180145869A1 (en) | Debugging method of switches | |
| CN102236594A (en) | SAS (serial attached SCSI) interface test device and test method thereof | |
| CN113742144B (en) | PCIe slot performance test system and method | |
| CN114003528A (en) | OCP switching card, switching system and switching method | |
| CN113204475B (en) | Lighting device and method for hard disk of server backboard and server | |
| CN101751318A (en) | Hard disk system status monitoring method | |
| CN209132718U (en) | A kind of power supply jig of standard PCIE subcard and OCP subcard | |
| US9626326B2 (en) | Data storage expanding apparatus | |
| CN112306920A (en) | Method for reducing hard disk logic controllers and server | |
| CN114528236B (en) | Hard disk backboard communication device, communication method and server | |
| CN107704403B (en) | Device and method for optimizing signal transmission of main back plate | |
| CN216014148U (en) | Server and server backboard | |
| CN111737174A (en) | Tri-mode RAID function compatible hard disk backplane and design method thereof | |
| CN111831502A (en) | Enterprise-level hard disk energy efficiency ratio testing method and system | |
| CN113868033B (en) | Server debugging method | |
| CN204515754U (en) | A kind of real time record playback apparatus based on CPCIe bus architecture | |
| CN110908464B (en) | Modular computing platform, method for replacing platform components and method for optimizing platform |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |