CN111916019B - Drive chip and display device - Google Patents
Drive chip and display device Download PDFInfo
- Publication number
- CN111916019B CN111916019B CN202010871375.0A CN202010871375A CN111916019B CN 111916019 B CN111916019 B CN 111916019B CN 202010871375 A CN202010871375 A CN 202010871375A CN 111916019 B CN111916019 B CN 111916019B
- Authority
- CN
- China
- Prior art keywords
- terminals
- input terminal
- row
- input
- terminal group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The invention discloses a driving chip and a display device. The driving chip driver is used for driving a display device, and includes: a first side and a second side which are oppositely arranged; at least one row of input terminal group and at least one row of output terminal group, the input terminal group is used for transmitting external signal, the output terminal group is used for transmitting external signal to display device, the output terminal group is close to first limit setting, the input terminal group is close to the second limit setting, every row of input terminal group includes a plurality of input terminal, every row of output terminal group includes a plurality of output terminal, wherein, the input terminal group includes first slope section, first slope section includes two at least input terminal, the line in the center of the input terminal at first slope section both ends is the acute angle with the second limit. According to the driving chip provided by the embodiment of the invention, the narrow frame design of the display device is more convenient to realize.
Description
Technical Field
The invention relates to the field of display, in particular to a driving chip and a display device.
Background
With the continuous development of the display market, the visual effect requirements of consumers on the display device are more and more stringent, the requirements on the appearance design of the display device are diversified, and the requirements on the screen occupation ratio of the display device are higher and higher, so that the trend of a full-screen technology is generated. The comprehensive screen technology is designed through an ultra-narrow frame or even no frame, under the condition that the total area of the machine body is unchanged, the display area is maximized, and the visual effect of the display device is improved.
Chip On Glass (COG) technology is a common technology for integrating a driver Chip On a display panel at present, and in a display device of the COG technology at present, the width of a non-display area (i.e., a frame) On one side where the driver Chip is bound is still wide.
Disclosure of Invention
The invention provides a driving chip and a display device, which are convenient for realizing the narrower frame design of the display device.
In one aspect, an embodiment of the present invention provides a driving chip for driving a display device, including: the first edge and the second edge are oppositely arranged; at least one row of input terminal group and at least one row of output terminal group, the input terminal group is used for transmitting external signal, the output terminal group is used for transmitting external signal to display device, the output terminal group is close to first limit setting, the input terminal group is close to the second limit setting, every row of input terminal group includes a plurality of input terminal, every row of output terminal group includes a plurality of output terminal, wherein, the input terminal group includes first slope section, first slope section includes two at least input terminal, the line in the center of the input terminal at first slope section both ends is the acute angle with the second limit.
In another aspect, an embodiment of the present invention provides a display device, including: a display panel including a display area and a non-display area surrounding the display area, the non-display area including a chip integration area; and the driving chip according to any one of the embodiments of the foregoing aspect, the driving chip being disposed on the chip integration region.
According to the driving chip of the embodiment of the invention, the input terminal group comprises the first inclined section, the first inclined section comprises at least two input terminals, and a connecting line of centers of the input terminals at two end parts of the first inclined section forms an acute angle with the second side, namely, a connecting line of centers of the input terminals at the end part of the first inclined section is obliquely arranged relative to the second side. When the driving chip is integrated with the display panel, in the first inclined section, part of the input terminals are far away from the second side relative to other part of the input terminals, so that a larger accommodating space is formed between part of the input terminals and the second side, a longer fan-out line connected with the input terminals is conveniently accommodated, part of the fan-out line connected with the input terminals is transferred to a direction close to the first side, the required occupied distance between the outer contour of the display panel and the second side of the driving chip is reduced to a certain degree, and the narrow frame design of the display device is more conveniently realized.
Drawings
Other features, objects and advantages of the present invention will become more apparent upon reading of the following detailed description of non-limiting embodiments thereof, with reference to the accompanying drawings in which like or similar reference characters refer to like or similar parts and which are not necessarily drawn to scale.
Fig. 1 is a schematic top view of a driving chip according to an embodiment of the invention;
FIG. 2 is a schematic top view illustrating a driving chip integrated with a display panel according to an embodiment of the present invention;
FIG. 3 is a schematic top view illustrating a driving chip integrated with a display panel according to a comparative example;
FIG. 4 is a schematic top view of a driving chip according to another embodiment of the present invention;
FIG. 5 is a schematic top view of a driving chip provided according to another embodiment of the invention;
FIG. 6 is a schematic top view of a driving chip according to another embodiment of the present invention;
FIG. 7 is a schematic top view of a driver chip provided according to another embodiment of the invention;
FIG. 8 is a schematic top view of a driver chip according to another embodiment of the invention;
FIG. 9 is a schematic top view of a driver chip provided according to yet another embodiment of the invention;
FIG. 10 is a schematic top view of a driver chip provided according to another embodiment of the invention;
FIG. 11 is a schematic top view of a driver chip provided according to another embodiment of the invention;
FIG. 12 is a schematic top view of a driver chip according to another embodiment of the invention;
FIG. 13 is a schematic top view of a display device according to an embodiment of the invention;
FIG. 14 is a schematic top view of a display device according to another embodiment of the invention;
fig. 15 is a partially enlarged view of the chip integration area in fig. 14.
Detailed Description
Features and exemplary embodiments of various aspects of the present invention will be described in detail below, and in order to make objects, technical solutions and advantages of the present invention more apparent, the present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not to be construed as limiting the invention. It will be apparent to one skilled in the art that the present invention may be practiced without some of these specific details. The following description of the embodiments is merely intended to provide a better understanding of the present invention by illustrating examples of the present invention.
It is noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions.
It will be understood that when a layer, region or layer is referred to as being "on" or "over" another layer, region or layer in describing the structure of the component, it can be directly on the other layer, region or layer or intervening layers or regions may also be present. Also, if the component is turned over, one layer or region may be "under" or "beneath" another layer or region.
An embodiment of the invention provides a driving chip 100 for driving a display device, for example, a display panel in the display device.
Fig. 1 is a schematic top view of a driving chip according to an embodiment of the invention. The driving chip 100 includes a first side B1 and a second side B2 disposed opposite to each other. Optionally, in this embodiment, the outer contour of the driving chip 100 is substantially a rectangle, and optionally, the first side B1 and the second side B2 are two opposite long sides of the rectangle. The shape of the driving chip 100 may not be limited to the shape exemplified in the present embodiment, but may be other shapes such as a hexagon, an ellipse, or a combination of shapes.
The driving chip 100 includes at least one row of input terminal groups 110 and at least one row of output terminal groups 120. The input terminal group 110 is used for transmitting an external signal, and the output terminal group 120 is used for transmitting the external signal to the display device. The output terminal group 120 is disposed near the first side B1, and the input terminal group 110 is disposed near the second side B2. Each row of the input terminal group 110 includes a plurality of input terminals 111, and each row of the output terminal group 120 includes a plurality of output terminals 121.
In the present embodiment, the input terminal group 110 includes a first inclined section 110a. The first inclined section 110a includes at least two input terminals 111, and a line connecting centers of the input terminals 111 at both ends of the first inclined section 110a forms an acute angle with the second side B2, that is, a line connecting centers of the input terminals 111 at both ends of the first inclined section 110a is inclined with respect to the second side B2.
According to the driving chip 100 of the embodiment of the present invention, the connection line of the centers of the input terminals 111 at both ends of the first inclined section 110a is disposed inclined with respect to the second side B2. When the driving chip 100 is integrated with the display panel, in the first inclined section 110a, a part of the input terminals 111 is disposed farther from the second side B2 than the other part of the input terminals 111, so that a larger accommodating space is provided between the part of the input terminals 111 and the second side B2 to accommodate a longer first fan-out line connected to the input terminals 111, and a part of the first fan-out line connected to the input terminals 111 is shifted toward the first side B1, thereby reducing the required occupied distance between the outer contour of the display panel and the second side B2 of the driving chip 100 by the first fan-out line to a certain extent, and further facilitating the realization of a narrow bezel design of the display device.
With reference to fig. 1, optionally, in each row of the input terminal groups 110, along the direction parallel to the second side B2, the distance from the input terminals 111 at the two ends of the input terminal group 110 to the second side B2 is greater than the distance from the input terminal 111 at the center of the input terminal group 110 to the second side B2, so that in each row of the input terminal groups 110, in the direction parallel to the second side B2, the input terminals 111 at the two ends are farther away from the second side B2 and closer to the first side B1 than the input terminals 111 at the center.
Fig. 2 is a schematic top view illustrating the driving chip and the display panel integrated according to an embodiment of the invention, when the driving chip 100 and the display panel 200 are integrated, the non-display area NA of the display panel 200 has a first fanout line 210 connected to the input terminal 111, the first fanout line 210 extends to a side of the input terminal 111 away from the display area DA, a line distance is provided between the first fanout lines 210, wherein the line distance between the first fanout lines 210 is gradually increased in a direction away from the input terminal 111, so that in a direction parallel to the second side B2, lengths of the first fanout lines 210 at two ends are greater than a length of the first fanout line 210 at a center. Therefore, the length of the first fanout lines 210 at two ends, which need to be occupied in the direction perpendicular to the second side B2, affects the distance between the outer contour of the display panel 200 and the second side B2 of the driving chip 100, i.e., affects the frame widths of the display panel 200 and the display device. In the driving chip 100 provided in the embodiment of the present invention, in a direction parallel to the second side B2, the input terminals 111 at the two ends are farther away from the second side B2 and closer to the first side B1 than the input terminal 111 at the center, so that the first fanout lines 210 at the two ends can move toward the first side B1, that is, the longer line segments of the first fanout lines 210 at the two ends are accommodated in the area occupied by the driving chip 100, the length of the line between the second side B2 of the driving chip 100 and the outer contour of the display panel 200 is reduced, when the required occupied distance of the first fanout lines 210 at the two ends to the outer contour of the display panel 200 and the second side B2 of the driving chip is reduced, the required occupied distance of the first fanout lines 210 to the outer contour of the display panel 200 and the second side B2 of the driving chip is reduced, and by reducing the distance between the outer contour of the display panel 200 and the second side B2 of the driving chip, the narrower frame design of the display panel 200 and the display device can be achieved.
In the above-described embodiment of the present invention, the driving chip 100 includes a row of input terminal groups 110, and the input terminal group 110 includes two first inclined segments 110a symmetrically arranged. In the drawings herein, the number of input terminals 111 in each row of the input terminal group 110 and the number of output terminals 121 in each row of the output terminal group 120 are merely illustrative, and in an actual product, the number of input terminals 111 and the number of output terminals 121 may be configured as needed. In one example, in the driving chip 100 of the foregoing embodiment, each first inclined section 110a includes 132 input terminals 111, that is, the input terminal group 110 of the driving chip 100 includes 264 input terminals 111 in total, and by configuring the input terminal group 110 of the driving chip 100 to include the first inclined sections 110a as described above, the first maximum distance D1 between one end of all the first fan-out lines 210 in the display panel 200, which is far from the input terminals 111, and the second side B2 is 341.8 micrometers in the direction perpendicular to the second side B2.
Fig. 3 is a schematic top view of a driving chip provided by a comparative example after integrating with a display panel, in the comparative example, an input terminal group 110' of the driving chip 100' does not include an inclined section, that is, the input terminal group 110' includes a plurality of input terminals 111' arranged parallel to the second side B2', and a distance between the input terminals 111' and the second side B2' is equal to a distance between the input terminal 111 located at the center of the input terminal group 110 and the second side B2 in the above-described embodiment of the present invention. The remaining structure of the driving chip 100 'of the comparative example is the same as that of the driving chip 100 of one embodiment of the present invention described above (e.g., the number of input terminals 111 is the same), and the distance between the driving chip 100' of the comparative example and the display area DA 'of the display panel 200' is also equal to that between the driving chip 100 of one embodiment of the present invention described above and the display area DA of the display panel 200. In the comparative example, the second maximum distance D2 between the end of all the first fanout lines 210' of the display panel 200' far from the input terminal 111' and the second side B2' in the direction perpendicular to the second side B2' is 803.8 μm. Compared with the comparative example, the driving chip 100 of the embodiment of the present invention can reduce the distance between the outer contour of the display panel 200 and the second side B2 of the driving chip by 462 μm, thereby effectively reducing the frame width of the display panel and the display device at the position.
Fig. 4 is a schematic top view of a driving chip according to another embodiment of the invention. Alternatively, in the driving chip 100, the input terminals 111 include a first functional terminal 111a and a first dummy terminal 111b. The first functional terminal 111a is used to transmit an external signal, the first dummy terminal 111b is a redundant or vacant terminal that is not used to transmit a signal, and the first dummy terminal 111b may not be electrically connected to other signal terminals when the driving chip 100 is integrated with the display panel. In the present embodiment, the width W2 of the first dummy terminal 111B in the direction parallel to the second side B2 is smaller than the width W1 of the first functional terminal 111a in the direction parallel to the second side B2, for example, the width W2 of the first dummy terminal 111B in the direction parallel to the second side B2 is equal to half the width W1 of the first functional terminal 111a in the direction parallel to the second side B2. In the direction parallel to the second side B2, the pitch between the first dummy terminal 111B and the first functional terminal 111a is equal to the pitch between the adjacent first functional terminals 111 a. Since the width W2 of the first dummy terminal 111B is reduced, the total length of each row of the input terminal group 110 in the direction parallel to the second side B2 is reduced. When the driving chip 100 is integrated with the display panel, the length of the first fanout lines connected to the input terminal group 110, which needs to be occupied in the direction parallel to the second side B2, is also reduced along with the reduction of the length of the input terminal group 110, and when the adjacent first fanout lines meet the same line distance requirement, the length of the first fanout lines, which needs to be occupied in the direction perpendicular to the second side B2, is also reduced, so that the frame width of the display panel is reduced conveniently.
Optionally, a ratio of a width of the first dummy terminal 111B in a direction parallel to the second side B2 to a width of the first functional terminal 111a in a direction parallel to the second side B2 is less than or equal to 0.5, so as to reduce the space occupied by the first dummy terminal 111B in each row of the input terminal group 110 for the direction parallel to the second side B2 to a greater extent, so as to reduce the frame width of the display panel to a greater extent.
Fig. 5 is a schematic top view of a driving chip according to another embodiment of the invention. The input terminal 111 includes a first functional terminal 111a and a first dummy terminal 111b. Alternatively, in the input terminal group 110, the first dummy terminals 111B are located on at least one side of all the first functional terminals 111a in a direction parallel to the second side B2. When the driving chip 100 is integrated with the display panel, the first dummy terminals 111B are disposed in the vacant areas on both sides of the first functional terminals 111a along the direction parallel to the second side B2, so as to prevent the vacant areas of the driving chip 100 from being suspended in the air relative to the display panel, thereby preventing the first functional terminals 111a near the vacant areas from being loose in connection, and improving the stability of the connection between the first functional terminals 111a of the driving chip 100 and the display panel.
With reference to fig. 5, in the foregoing embodiment, in the first inclined section 110a, every two adjacent input terminals 111 are offset from each other along a direction perpendicular to the second side B2. Alternatively, the distance between the centers of every two adjacent input terminals 111 in the direction perpendicular to the second side B2 is the same predetermined value, so that the centers of the input terminals 111 in the first inclined section 110a are all located on the same straight line obliquely arranged with respect to the second side B2.
It should be noted that the arrangement of the input terminals 111 in the first inclined section 110a may not be limited to the above example, and may be other arrangements according to the requirement of the actual chip design.
Fig. 6 is a schematic top view of a driving chip according to another embodiment of the invention. In some alternative embodiments, in the first inclined segment 110a, each adjacent at least two input terminals 111 is a first error group G1, for example, in the present embodiment, each adjacent three input terminals 111 is a first error group G1. The line connecting the centers of the input terminals 111 in each first dislocation group G1 is parallel to the second side B2, and adjacent first dislocation groups G1 are displaced from each other in a direction perpendicular to the second side B2, so that the input terminals 111 in the first inclined section 110a are arranged inclined in a stepwise manner with respect to the second side B2. Optionally, the adjacent first error groups G1 are mutually shifted by 3 microns to 4.5 microns in the direction perpendicular to the second side B2, for example, in the embodiment, the adjacent first error groups G1 are mutually shifted by 3.5 microns in the direction perpendicular to the second side B2.
Fig. 7 is a schematic top view of a driving chip according to another embodiment of the invention. In some embodiments, each row of the input terminal set 110 includes at least two first inclined sections 110a, and each row of the input terminal set 110 further includes a first parallel section 110b. A first parallel section 110B is disposed between the adjacent first inclined sections 110a, the first parallel section 110B includes at least two input terminals 111, and a line connecting centers of the input terminals 111 in the first parallel section 110B is parallel to the second side B2. For example, in the present embodiment, each row of the input terminal group 110 includes two first inclined segments 110a and one first parallel segment 110b, the first parallel segment 110b is located between the two first inclined segments 110a, and the plurality of input terminals 111 in each row of the input terminal group 110 are arranged in an axisymmetric pattern.
It should be noted that the number of the first inclined segments 110a and the number of the first parallel segments 110b included in each row of the input terminal group 110 may not be limited to the above examples according to the actual requirements of the chip. Fig. 8 is a schematic top view of a driving chip according to another embodiment of the present invention, for example, in the embodiment related to fig. 8, each row of input terminal sets 110 includes four first oblique segments 110a and three first parallel segments 110b, and a first parallel segment 110b is disposed between each adjacent first oblique segments 110a. It should be noted that, when each row of the input terminal group 110 includes a plurality of first inclined sections 110a and a plurality of first parallel sections 110b, the number and arrangement of the input terminals 111 in any two first inclined sections 110a may be the same or different, and the number of the input terminals 111 in any two first parallel sections 110b may be the same or different. The number of the first inclined segments 110a, the number of the first parallel segments 110b, the number and the arrangement manner of the input terminals 111 in each first inclined segment 110a, and the number of the input terminals 111 in each first parallel segment 110b may be adjusted according to the design requirements of the driver chip 100 and the matched display panel, so as to improve the diversity of the arrangement of the input terminals 111 in each row of the input terminal group 110, and facilitate the customized arrangement of various driver chips 100 and display panels, so that the arrangement structure of the input terminal group 110 according to the embodiment of the present invention has wide applicability.
Fig. 9 is a schematic top view of a driving chip according to another embodiment of the invention. In some embodiments, the number of rows of the input terminal set 110 is at least two. The number of rows of the input terminal group 110 may be set according to the chip design and the wiring design, and in other embodiments, other numbers such as three rows, four rows, etc. may also be provided.
As shown in fig. 9, alternatively, the input terminals 111 of the adjacent row of input terminal groups 110 are arranged in a staggered manner in a direction parallel to the second side B2. When the driving chip 100 is integrated with the display panel, the input terminals 111 of each row of the input terminal groups 110 need to be electrically connected to the first fanout lines, and the input terminals 111 of the adjacent row of the input terminal groups 110 are arranged in a staggered manner in a direction parallel to the second side B2, so that the first fanout lines connected to the input terminals 111 of one row of the input terminal groups 110 can be extended and arranged through the gaps between the adjacent input terminals 111 in the adjacent row of the input terminal groups 110, thereby avoiding mutual interference between the first fanout lines electrically connected to the different rows of the input terminal groups 110, and improving the reliability of signal transmission between the driving chip 100 and the display panel.
Fig. 10 is a schematic top view of a driving chip according to another embodiment of the invention. In some embodiments, the output terminal group 120 includes a second inclined segment 120a. The second inclined section 120a includes at least two output terminals 121, and a line connecting centers of the output terminals 121 at both ends of the second inclined section 120a forms an acute angle with the first side B1, that is, a line connecting centers of the output terminals 121 at both ends of the second inclined section 120a is inclined with respect to the first side B1. When the driving chip 100 is integrated with the display panel, the display panel has a second fanout line connected to the output terminal 121. By obliquely arranging the output terminal 121 in the second inclined section 120a, a more spacious vacant area is formed between the second inclined section 120a and the first edge B1, and the second fanout line connected to the output terminal 121 can accommodate and arrange a longer line segment in the vacant area, so that a narrow bezel design of the display device is facilitated without changing the width of the driving chip 100.
Referring to fig. 10, in each row of the output terminal group 120, along the direction parallel to the first side B1, the distance from the output terminals 121 at the two ends of the output terminal group 120 to the first side B1 is greater than the distance from the output terminal 121 at the center of the output terminal group 120 to the first side B1, so that the second fanout lines at the two ends can move toward the direction close to the second side B2, that is, the longer line segments of the second fanout lines at the two ends are accommodated in the area occupied by the driving chip 100, which is more convenient for shortening the distance between the first side B1 of the driving chip 100 and the display area of the display panel, and is further convenient for implementing the narrow frame design of the display device.
Fig. 11 is a schematic top view of a driving chip according to another embodiment of the invention. Alternatively, in the driving chip 100, the output terminal 121 includes a second functional terminal 121a and a second dummy terminal 121b. The second functional terminal 121a is used to transmit an external signal to the display device, the second dummy terminal 121b is a redundant or vacant terminal that is not used to transmit a signal, and the second dummy terminal 121b may not be electrically connected to other signal terminals when the driving chip 100 is integrated with the display panel. The width of the second dummy terminal 121B in the direction parallel to the first side B1 is smaller than the width of the second functional terminal 121a in the direction parallel to the first side B1. For example, the width W4 of the second dummy terminal 121B in the direction parallel to the first side B1 is equal to half the width W3 of the second functional terminal 121a in the direction parallel to the first side B1. The spacing between the second dummy terminal 121B and the second functional terminal 121a is equal to the spacing between adjacent second functional terminals 121a in a direction parallel to the first side B1. Since the width W4 of the second dummy terminal 121B is reduced, the total length of each row of the output terminal group 120 in the direction parallel to the first side B1 is reduced. After the driving chip 100 is integrated with the display panel, the length of the second fan-out lines connected to the output terminal group 120, which needs to be occupied in the direction parallel to the first side B1, is also reduced along with the reduction of the length of the output terminal group 120, and when the adjacent second fan-out lines meet the same line distance requirement, the length of the second fan-out lines, which needs to be occupied in the direction perpendicular to the first side B1, is also reduced, so that the frame width of the display panel is reduced.
Alternatively, in the output terminal group 120, the second dummy terminal 121B is located at least one side of all the second functional terminals 121a in a direction parallel to the first side B1. When the driving chip 100 is integrated with the display panel, the second dummy terminals 121B are disposed in the vacant areas on both sides of the second functional terminals 121a along the direction parallel to the first side B1, so as to prevent the vacant areas of the driving chip 100 from being suspended in the air relative to the display panel, thereby preventing the second functional terminals 121a close to the vacant areas from being loose in connection, and improving the stability of the connection between the second functional terminals 121a of the driving chip 100 and the display panel.
In the above embodiment, in the second inclined section 120a, every adjacent two output terminals 121 are displaced from each other in the direction perpendicular to the first side B1. Alternatively, the distance between the centers of every two adjacent output terminals 121 in the direction perpendicular to the first side B1 is the same predetermined value, so that the centers of the output terminals 121 in the second inclined section 120a are all located on the same straight line obliquely arranged with respect to the first side B1. It should be noted that the arrangement of the output terminals 121 in the second inclined section 120a may not be limited to the above example, and may be other arrangements according to the requirement of the actual chip design. For example, in the second inclined section 120a, every adjacent at least two output terminals 121 are a second offset group, a connecting line of centers of the output terminals 121 in each second offset group is parallel to the first side B1, and adjacent second offset groups are offset from each other in a direction perpendicular to the first side B1, so that the output terminals 121 in the second inclined section 120a are arranged in a step shape inclined with respect to the first side B1.
Fig. 12 is a schematic top view of a driving chip according to another embodiment of the invention. In some embodiments, each row of the output terminal sets 120 includes at least two second inclined sections 120a, and each row of the output terminal sets 120 further includes a second parallel section 120b. A second parallel section 120B is disposed between the adjacent second inclined sections 120a, the second parallel section 120B includes at least two output terminals 121, and a line connecting centers of the output terminals 121 in the second parallel section 120B is parallel to the first side B1. For example, in the present embodiment, each row of the output terminal group 120 includes two second inclined segments 120a and one second parallel segment 120b, the second parallel segment 120b is located between the two second inclined segments 120a, and the plurality of output terminals 121 in each row of the output terminal group 120 are arranged in an axisymmetric pattern.
It should be noted that the number of the second inclined segments 120a and the number of the second parallel segments 120b included in each row of the output terminal group 120 may not be limited to the above examples according to the requirements actually related to the chip. It should be noted that, when each row of the output terminal group 120 includes a plurality of second inclined sections 120a and a plurality of second parallel sections 120b, the number and arrangement of the input terminals 111 in any two second inclined sections 120a may be the same or different, and the number of the output terminals 121 in any two second parallel sections 120b may be the same or different. The number of the second inclined segments 120a, the number of the second parallel segments 120b, the number and arrangement of the output terminals 121 in each second inclined segment 120a, and the number of the output terminals 121 in each second parallel segment 120b, which are included in each row of the output terminal group 120, may be adjusted according to the design requirements of the driver chip 100 and the matched display panel, so as to improve the diversity of the arrangement of the output terminals 121 in each row of the output terminal group 120, and facilitate the customized arrangement for various driver chips 100 and display panels, so that the arrangement structure of the output terminal group 120 in the embodiment of the present invention has wide applicability.
In the above embodiment, the number of rows of the output terminal group 120 is one, but this is not essential. In some other alternative embodiments, the number of rows of the output terminal group 120 is at least two. The number of rows of the output terminal group 120 may be set according to the chip design and the wiring design, and in other embodiments, other numbers such as three rows, four rows, etc. may also be provided.
When the number of rows of the output terminal groups 120 is at least two, the output terminals 121 of the output terminal groups 120 in adjacent rows are alternatively arranged in a staggered manner in a direction parallel to the first side B1. When the driving chip 100 is integrated with the display panel, the output terminals 121 of each row of the output terminal groups 120 need to be electrically connected to the second fanout lines, and the output terminals 121 of the adjacent row of the output terminal groups 120 are arranged in a staggered manner in a direction parallel to the first side B1, so that the second fanout lines connected to the output terminals 121 of one row of the output terminal groups 120 can be arranged in an extending manner through the gaps between the adjacent output terminals 121 of the adjacent row of the output terminal groups 120, thereby preventing the second fanout lines electrically connected to different rows of the output terminal groups 120 from interfering with each other, and improving the reliability of signal transmission between the driving chip 100 and the display panel.
With reference to fig. 12, optionally, a distance D3 from the input terminals 111 at two ends of the at least one row of input terminal group 110 to the first side B1 is smaller than a distance D4 from the output terminals 121 at two ends of the at least one row of output terminal group 120 to the first side B1, and the input terminals 111 and the output terminals 121 are spaced from each other. The distance from the input terminal 111 to the first side B1 is the distance from the center of the input terminal 111 to the first side B1. The input terminals 111 at two ends in the direction parallel to the second side B2 are arranged obliquely toward the first side B1, the output terminals 121 at two ends in the direction parallel to the second side B2 are arranged obliquely toward the second side B2, and the distance D3 from the input terminal 111 at the end to the first side B1 is smaller than the distance D4 from the output terminal 121 at the end to the first side B1, so that the input terminal group 110 and the output terminal group 120 can be arranged in a partial region of the driving chip 100 in the direction perpendicular to the second side B2, and the effective utilization rate of the driving chip 100 to the occupied region is increased to a greater extent. When the driving chip 100 is integrated with the display panel, the distance between the second side B2 of the driving chip 100 and the outer contour of the display panel can be reduced, and the distance between the first side B1 of the driving chip 100 and the display area of the display panel can also be reduced, so that the width of the non-display area on one side of the driving chip 100 integrated with the display panel can be further reduced, that is, the width of the frame of the display panel at the position can be further reduced.
Fig. 13 is a schematic top view of a display device according to an embodiment of the present invention.
The display device includes a display panel 200 and a driving chip, wherein the driving chip is the driving chip 100 provided in any of the foregoing embodiments of the present invention. The display panel 200 includes a display area DA and a non-display area NA surrounding the display area DA, the non-display area NA including a chip integration area CA. The driving chip 100 is disposed in the chip integration area CA.
The driving chip 100 includes a first side B1 and a second side B2 disposed opposite to each other. The driving chip 100 includes at least one row of input terminal groups 110 and at least one row of output terminal groups 120. The input terminal group 110 is used for transmitting an external signal, and the output terminal group 120 is used for transmitting the external signal to the display device. The output terminal group 120 is disposed near the first side B1, and the input terminal group 110 is disposed near the second side B2. Each row of the input terminal group 110 includes a plurality of input terminals 111, and each row of the output terminal group 120 includes a plurality of output terminals 121. The input terminal group 110 includes a first inclined section 110a. The first inclined section 110a includes at least two input terminals 111, and a line connecting centers of the input terminals 111 at both ends of the first inclined section 110a forms an acute angle with the second side B2, that is, a line connecting centers of the input terminals 111 at both ends of the first inclined section 110a is inclined with respect to the second side B2.
According to the display device in the embodiment of the invention, in the driving chip 100, a connection line of centers of the input terminals 111 at two end portions of the first inclined section 110a is obliquely arranged relative to the second side B2, and a part of the input terminals 111 is arranged farther away from the second side B2 relative to the other part of the input terminals 111, so that a larger accommodating space is provided between the part of the input terminals 111 and the second side B2, so as to accommodate a longer first fanout line 210 connected with the input terminals 111, and a part of the first fanout line 210 connected with the input terminals 111 is shifted to a direction close to the first side B1, so that a required occupied distance of the first fanout line 210 between an outer contour of the display panel 200 and the second side B2 of the driving chip 100 is reduced to a certain extent, thereby facilitating implementation of a narrow frame design of the display device.
As shown in fig. 13, optionally, the display panel 200 further includes at least one row of binding terminal groups 230. The binding terminal group 230 is disposed in the non-display area NA and on a side of the chip integration area CA away from the display area DA, and each row of the binding terminal group 230 includes a plurality of binding terminals 231. The binding terminals 231 may be electrically connected to the respective corresponding input terminals 111 through the first fanout lines 210.
The display device further includes a flexible circuit board 300, and the flexible circuit board 300 is electrically connected to the binding terminal group 230. Through the flexible circuit board 300, an external signal can be supplied to the output terminal group 120 of the driving chip 100 for display driving of the display panel 200.
Fig. 14 is a schematic top view of a display device according to another embodiment of the invention, and fig. 15 is a schematic partially enlarged view of a chip integration region in fig. 14.
In some alternative embodiments, the display panel 200 may include a plurality of signal lines extending in the display area DA, for example, the plurality of signal lines are data lines. The output terminal 121 may be electrically connected to a corresponding signal line through the second fanout line 220.
In some alternative embodiments, the output terminal group 120 includes a second inclined section 120a, the second inclined section 120a includes at least two output terminals 121, and a connection line between centers of the output terminals 121 at two ends of the second inclined section 120a forms an acute angle with the first edge B1, that is, a connection line between centers of the output terminals 121 at two ends of the second inclined section 120a is disposed obliquely with respect to the first edge B1. As described above, the display panel 200 may include the second fanout line 220 connected to the output terminal 121. By obliquely disposing the output terminal 121 in the second inclined section 120a, a more spacious vacant region is formed between the second inclined section 120a and the first side B1, and the second fanout line 220 connected to the output terminal 121 can accommodate and dispose a longer line segment in the vacant region, which is more convenient for realizing a narrow bezel design of the display device without changing the width of the driving chip 100.
Optionally, the display panel 200 further comprises a test component 240. The testing assembly 240 includes at least one common connection line 241, each common connection line 241 is electrically connected to at least two output terminals 121 through a connection branch line 242, and the common connection line 241 extends from the chip integration area CA and is located on a side of the output terminal group 120 away from the display area DA. The testing assembly 240 may be used for display testing of the display panel 200, and in some embodiments, after the display testing is completed, the connecting branch 242 in the testing assembly 240 may be disconnected by laser cutting or the like.
When the output terminal group 120 includes the second inclined segments 120a, each common connection line 241 may include a third inclined segment 241a, and the third inclined segment 241a extends in the same direction as the corresponding second inclined segment 120a. By arranging the testing component 240, the display device can be ensured to be subjected to display testing through the testing component 240 in the manufacturing process, so that defects on the display device can be found as soon as possible, and waste of process procedures is reduced. Set up third slope section 241a through the public connecting line 241 with test component 240, reduce test component 240 and take along the ascending space in perpendicular to second limit B2 side to chip integrated area CA, reduce the required width of chip integrated area CA in perpendicular to second limit B2 side to set up the width of the non-display area NA of chip integrated area CA one side on the reduction display panel 200, thereby be convenient for reduce display device's frame width.
In accordance with the above-described embodiments of the present invention, these embodiments are not intended to be exhaustive or to limit the invention to the precise embodiments disclosed. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. The invention is limited only by the claims and their full scope and equivalents.
Claims (15)
1. A driving chip for driving a display device, comprising:
a first side and a second side which are oppositely arranged;
the display device comprises at least one row of input terminal groups and at least one row of output terminal groups, wherein the input terminal groups are used for transmitting external signals, the output terminal groups are used for transmitting the external signals to the display device, the output terminal groups are arranged close to the first edge, the input terminal groups are arranged close to the second edge, each row of input terminal groups comprise a plurality of input terminals, each row of output terminal groups comprise a plurality of output terminals, each input terminal group comprises a first inclined section, the first inclined section comprises at least two input terminals, and a connecting line of centers of the input terminals at two end parts of the first inclined section forms an acute angle with the second edge;
in each row of the input terminal group, along the direction parallel to the second side, the distance from the input terminal at the two ends of the input terminal group to the second side is greater than the distance from the input terminal at the center of the input terminal group to the second side.
2. The driver chip according to claim 1, wherein the input terminal includes a first functional terminal for transmitting the external signal and a first dummy terminal having a width in a direction parallel to the second side smaller than a width of the first functional terminal in a direction parallel to the second side.
3. The driver chip according to claim 2, wherein the first dummy terminal is located on at least one side of all the first functional terminals in a direction parallel to the second side in the input terminal group.
4. The driver chip according to claim 2, wherein a ratio of a width of the first dummy terminal in a direction parallel to the second edge to a width of the first functional terminal in a direction parallel to the second edge is 0.5 or less.
5. The driver chip according to claim 1, wherein in the first inclined section, every two adjacent input terminals are offset from each other in a direction perpendicular to the second side.
6. The driver chip according to claim 1, wherein in the first inclined segment, at least two adjacent input terminals are a first dislocation group, a connecting line of centers of the input terminals in each first dislocation group is parallel to the second side, and adjacent first dislocation groups are dislocated from each other in a direction perpendicular to the second side by 3 microns to 4.5 microns.
7. The driver chip according to claim 1, wherein each row of the input terminal group includes at least two segments of the first inclined segment, each row of the input terminal group further includes a first parallel segment, the first parallel segment is disposed between adjacent first inclined segments, the first parallel segment includes at least two of the input terminals, and a line connecting centers of the input terminals in the first parallel segment is parallel to the second side.
8. The driver chip according to claim 1, wherein the number of rows of the input terminal groups is at least two, and the input terminals of the input terminal groups in adjacent rows are arranged in a staggered manner in a direction parallel to the second side.
9. The driver chip according to claim 1, wherein the set of output terminals includes a second inclined section, the second inclined section includes at least two output terminals, and a line connecting centers of the output terminals at both ends of the second inclined section forms an acute angle with the first edge.
10. The driver chip according to claim 9, wherein in each row of the output terminal groups, in a direction parallel to the first edge, a distance from the output terminals located at both ends of the output terminal group to the first edge is greater than a distance from the output terminal located at a center of the output terminal group to the first edge.
11. The driver chip according to claim 10, wherein the output terminal includes a second functional terminal for transmitting the external signal to the display device, and a second dummy terminal having a smaller width in a direction parallel to the first edge than the second functional terminal.
12. The driver chip according to claim 10, wherein a distance from the input terminals to the first edge at both ends of at least one row of the input terminal groups is smaller than a distance from the output terminals to the first edge at both ends of at least one row of the output terminal groups, and the input terminals and the output terminals are spaced apart from each other.
13. A display device, comprising:
a display panel including a display area and a non-display area surrounding the display area, the non-display area including a chip integration area; and
the driver chip of any one of claims 1 to 12, wherein the driver chip is disposed on the chip integration region.
14. The display device according to claim 13, wherein the display panel further comprises at least one row of binding terminal groups, the binding terminal groups are disposed in the non-display region and located on a side of the chip integration region away from the display region, each row of the binding terminal groups comprises a plurality of binding terminals,
the display device further includes:
and the flexible circuit board is electrically connected with the binding terminal group.
15. The display device according to claim 13, wherein the group of output terminals includes a second inclined section including at least two of the output terminals, and a line connecting centers of the output terminals at both ends of the second inclined section forms an acute angle with the first edge,
the display panel also comprises a test component, the test component comprises at least one common connecting line, each common connecting line is correspondingly and electrically connected with at least two output terminals through a connecting branch line, the common connecting line extends to the chip integration area and is positioned on one side of the output terminal group, which is far away from the display area,
wherein each common connection line comprises a third inclined section, and the extending direction of the third inclined section is the same as the extending direction of the corresponding second inclined section.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010871375.0A CN111916019B (en) | 2020-08-26 | 2020-08-26 | Drive chip and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010871375.0A CN111916019B (en) | 2020-08-26 | 2020-08-26 | Drive chip and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111916019A CN111916019A (en) | 2020-11-10 |
| CN111916019B true CN111916019B (en) | 2022-11-01 |
Family
ID=73279529
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010871375.0A Active CN111916019B (en) | 2020-08-26 | 2020-08-26 | Drive chip and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111916019B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113053846B (en) * | 2021-03-19 | 2023-04-11 | 云南创视界光电科技有限公司 | Chip and display module with same |
| CN113362716B (en) * | 2021-06-17 | 2022-08-05 | 武汉华星光电技术有限公司 | Display panel, display device and driving chip |
| CN114255658B (en) * | 2021-12-16 | 2023-03-17 | 武汉华星光电技术有限公司 | Display panel and display device |
| CN114220825B (en) * | 2022-02-22 | 2022-08-23 | 上海天马微电子有限公司 | Light-emitting drive substrate, light-emitting panel and display device |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8189161B2 (en) * | 2008-09-10 | 2012-05-29 | Himax Technologies Limited | Chip-on-glass panel device |
| CN105739768B (en) * | 2016-01-29 | 2019-04-16 | 上海中航光电子有限公司 | A kind of touch-control display panel and a kind of touch control display device |
| JP6152464B1 (en) * | 2016-11-05 | 2017-06-21 | 株式会社セレブレクス | Narrow frame display module and data output device |
| CN110473464A (en) * | 2019-07-30 | 2019-11-19 | 武汉华星光电技术有限公司 | Display panel |
| CN113971909B (en) * | 2019-11-06 | 2023-10-20 | 上海中航光电子有限公司 | Display panel and display device |
-
2020
- 2020-08-26 CN CN202010871375.0A patent/CN111916019B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN111916019A (en) | 2020-11-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111916019B (en) | Drive chip and display device | |
| US20080143948A1 (en) | Method of mounting flexible circuit boards, and display device | |
| KR100524033B1 (en) | Electronic module and method for fabricating the same | |
| WO2022033117A1 (en) | Array substrate, display panel, and display apparatus | |
| CN111651087B (en) | Display panel and display device | |
| US20230352391A1 (en) | Array substrate, display module and display apparatus | |
| CN113937109B (en) | Display panel, display device, preparation method and mask | |
| KR100420191B1 (en) | Liquid crystal display | |
| CN213876254U (en) | Array substrate and display device thereof | |
| KR100574278B1 (en) | Tape Carrier Package and Liquid Crystal Display Module Using the Same | |
| CN113362716B (en) | Display panel, display device and driving chip | |
| CN114035388A (en) | Array substrate and display device | |
| US7133106B2 (en) | Liquid crystal display device with flexible printed circuit board | |
| WO2004086132A1 (en) | Liquid crystal panel testing device | |
| CN111708238B (en) | Array substrate and display panel | |
| KR100539237B1 (en) | Termination providing apparatus and memory system using the same | |
| CN114397786B (en) | Display substrate and display device | |
| KR100644846B1 (en) | Chip on flexible circuit having multi-layered interconnections and LCD module having the same | |
| CN113823643B (en) | Array substrate mother board, array substrate, display panel and display device | |
| CN116913176A (en) | electronic device | |
| CN112133241B (en) | Chip on film, display panel and display device | |
| CN114822260B (en) | Display panel and electronic equipment | |
| CN114708817A (en) | Display panel and display device | |
| CN114944126A (en) | Array substrate, display panel and display device | |
| CN117275385A (en) | Display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |